



life.augmented

意法半导体碳化硅MOS技术发展路线和中国市场战略

孙君颖




SiC MOSFET technology roadmap






Power semiconductors for key applications

SiC MOSFET technology offers the best performance in high voltage, high frequency, and high-power system applications



SiC MOSFET state-of-the-art technology evolution

Figure of Merits



Power density increase


Relentless advancement

- **Lower $R_{on} \times \text{area}$** → lower R_{on} for a given chip size or smaller chip size for a given R_{on} , higher current capability, lower conduction losses
- **Lower $R_{on} \times Q_g$** → lower switching losses, higher frequency (small form factor board, TCO)

SiC MOSFET range in evolution

Gen3

Planar technology



- Planar technology
- Ron*A FoM:
 - 750 V ($1.8 \text{ m}\Omega \cdot \text{cm}^2$)
 - 1200 V ($2.8 \text{ m}\Omega \cdot \text{cm}^2$)
- 650 V, 750 V, 900 V, 1200 V
- Technology qualified
- In full production

Gen4

Planar technology
with pitch reduction



- Ron: lower vs. Gen3
- Integrated Rg, lower driving voltage, possibility for large die, and current and temp. sensors
- Same processes as Gen3
- Commercial maturity by Q3 2024

Gen5

Planar technology
smallest achievable pitch



- Very high-density structure
- 15 V & 18 V driving options
- Further Ron reduction vs Gen4
- Thinner die
- Development to be started at 8"
- Technology qualification by Q2 2025



More on planar technology

Simple process



High manufacturability

- Higher strip density,
- Lower $R_{on} \cdot A$,
- Higher current capability
- Smaller die size

Scalability



Lowest $R_{on} \cdot A$

High channel mobility




Best dynamic performance

Low intrinsic capacitance



High reliability in application



Gate oxide protected to high electric field




- improved gate oxide reliability
- improved Q_{GD}/Q_{GS} ratio
- improved BV_{DSS} capability

Gen3

SiC planar MOSFET technology evolution




Coming technology: MDSiC in superjunction structure



Planar

Charge balanced drain





IV simulation

	RT	175°C
650 V	- 7%	- 20%
1200 V	- 34%	- 59%

Comparison with same planar structure

On-resistance devices

Impact on temperature performance











Planar technology evolution improves RT performance by acting on channel resistance component

Multidrain (MDSiC) improves HT performance by acting on drain resistance component

SiC package technologies



SiC MOSFET package technologies

PowerFLAT 8x8 STD & DSC	TO-LL	H2PAK-7L	HU3PAK	ACEPACK SMIT	HiP247 (3, 4, long leads)	STPAK	Bare dice
							
Surface mounting					Through-hole	Special package solutions	
<p>Very thin (< 1mm)</p> <p>Well accepted in power conversion</p> <p>Dual-side cooling option</p> <p>Leadless</p> <p>Industrial domain</p>	<p>2.4 mm (max) thickness</p> <p>Good Rthj-a performance</p> <p>Leadless</p> <p>Industrial domain</p> <p>Kelvin source for optimized driving</p> <p>Good thermal dissipation</p>	<p>AG qualified at 175°C</p> <p>Kelvin source for optimized driving</p> <p>High runner for automotive customers</p>	<p>AG qualified at 175°C</p> <p>Top side cooling</p> <p>Kelvin source for optimized driving</p> <p>Very good thermal dissipation</p>	<p>AG qualified at 175°C</p> <p>Isolated top side cooling</p> <p>Suitable for different configurations (HB, dual die, etc.)</p> <p>High power</p> <p>Modular approach</p>	<p>AG qualified at 200°C</p> <p>Very common industry standard</p> <p>Kelvin source option for optimized driving</p> <p>High creepage version (1700 V) in development</p>	<p>Unique solution for traction inverter</p> <p>AG qualified at 200°C</p> <p>Very high thermal dissipation efficiency</p> <p>Sense pin for optimized driving</p> <p>Multisintered package</p>	<p>WLBI & KGD</p> <p>T&R or RWF options</p> <p>Compliant with the most stringent automotive quality requirements</p>

Updated to correspond to latest figures

The evolution of ST's market position in SiC

Over 100 customers and over 170 programs awarded


ST market position in SiC

- \$1.14B revenues in 2023 (+60% vs. 2022)
- \$5B+ revenue opportunity by 2030
- >40% market share in SiC MOSFETs and modules

China is a major market for silicon carbide

Automotive electrification


EV production globally
2025-2030



China to represent
~40% of expected
global EV production
in 2025-2030


Power & Energy

Renewable capacity growth
2021-2026



China to represent
~45% of global renewable
energy capacity growth
from 2021 to 2026

ST silicon carbide manufacturing operations



ST is in an integrated device manufacturer (IDM)

Full control and optimization of the value chain



Vertically integrating for supply chain robustness

Raw material → SiC ingots & substrates → SiC dice manufacturing → discrete/module design & manufacture → Finished products

Norrköping SiC substrate R&D plant



- 150 mm production
- 200 mm with industrial quality and yields

Catania new integrated SiC plant



- Pilot production started in 2023*
- 150 mm substrates + epitaxy (converting to 200 mm)

* targeting > 40% substrate in-sourcing by 2024

ST and Sanan Optoelectronics joint venture agreement

ST and Sanan Optoelectronics have signed an agreement to create a 200mm silicon carbide (SiC) device manufacturing Joint Venture (JV) in Chongqing, China

Supporting the rising demand for **car electrification and industrial power and energy** applications in China

Production to start in **Q4 2025** and **full buildout** is expected in **2028**

JV to serve as a **dedicated foundry** to ST for its Chinese customers (China for China)

Sanan to build & operate separately a **200mm SiC substrate plant**, using its own SiC substrate process, to fulfill the JV needs

Substrate site (200 mm)

 Substrate

Chongqing* (Sanan)

Front-end site (200 mm)

 Epitaxy + front-end

Chongqing* (JV)

Back-end site

 Back-end

Shenzhen (ST)

China




* FAB is under construction

Expanding SiC device manufacturing capacity

Normalized front-end capacity evolution

Forecast

2022-2025 capacity expansion plans confirmed



Front-end fabs



Back-end fabs



Supported by investments in back-end capacity in Bouskoura and Shenzhen, and ramp of internal substrate manufacturing in Catania

Removed the exact figures
in point 1

Key Takeaways

Reasons to work with ST SiC MOSFET

ST is the best partner to grow in the electrification world

1. Deep knowledge of automotive platforms

- a. Millions of **BEVs** equipped (traction inverter & OBC/DC-DC) with ST SiC MOSFETs **since 2017**
- b. Engaged with leading carmakers and Tier 1 across the globe

2. State-of-the-art SiC MOSFET technology

- a. Solid technology roadmap
- b. Partnership approach with ST application and modeling technical support

3. World class quality

- a. **Burn-in & wafer level burn-in** done on 100% of shipped parts in series production with optimized recipes
- b. Full awareness of the SiC failure mechanisms
- c. AEC-Q101 (bare dice, discrete) & AQG324 (Modules) with additional robustness trials

4. Vertical manufacturing strategy

- a. Dual integrated front-end / back-end fab approach (from in-house substrate production to finished product)
- b. Major investment underway in Catania & Singapore front-end fabs to increase capacity and sustain growth
- c. JV for Chinese market from Q4 2025



life.augmented

Our technology starts with You

© STMicroelectronics - All rights reserved.

ST logo is a trademark or a registered trademark of STMicroelectronics International NV or its affiliates in the EU and/or other countries.

For additional information about ST trademarks, please refer to www.st.com/trademarks.

All other product or service names are the property of their respective owners.



life.augmented