

AN5056 Application note

Integration guide for the X-CUBE-SBSFU STM32Cube Expansion Package

Introduction

The X-CUBE-SBSFU Secure Boot and Secure Firmware Update solution allows the update of the STM32 microcontroller built-in program with new firmware versions, adding new features and correcting potential issues. The update process is performed in a secure way to prevent unauthorized updates and access to confidential on-device data.

The Secure Boot (Root of Trust services) is an immutable code, always executed after a system reset. It checks STM32 static protections, activates STM32 runtime protections, and then verifies the authenticity and integrity of user application code before every execution to make sure that invalid or malicious code cannot be run.

The Secure Firmware Update application receives the firmware image via a UART interface with the Ymodem protocol. It checks its authenticity, and the integrity of the code before installing it. The firmware update is done on the complete firmware image, or only on a portion of the firmware image. Examples can be configured to use asymmetric or symmetric cryptographic schemes with or without firmware encryption. They are provided:

- for single-slot configuration to maximize firmware image size
- for dual-slot configuration to ensure safe image installation and enable over-the-air firmware update capability commonly used in IoT devices.

For a complex system with multiple firmware such as protocol stack, middleware, and user application, the firmware image configuration can be extended up to three firmware images.

The secure key management services provide cryptographic services to the user application through the PKCS #11 APIs (KEY ID-based APIs) that are executed inside a protected and isolated environment. User application keys are stored in the protected and isolated environment for their secured update: authenticity check, data decryption, and data integrity check.

STSAFE-A110 is a tamper-resistant secure element (Hardware Common Criteria EAL5+ certified) used to host X509 certificates and keys and perform verifications used for firmware image authentication during Secure Boot and Secure Firmware Update procedures.

The X-CUBE-SBSFU user manual (UM2262) explains how to get started with

X-CUBE-SBSFU and details SBSFU functionalities. This application note describes how to adapt X-CUBE-SBSFU and integrate it with the user's application; It answers such questions as:

- How to port X-CUBE-SBSFU onto another board?
- How to tune the X-CUBE-SBSFU configuration to fit the user's needs?
- How to generate a new firmware encryption key?
- How to debug X-CUBE-SBSFU?
- How to adapt to SBSFU?
- How to adapt the user's application?
- *Note: Throughout this application note, the IAR Embedded Workbench® IDE is used as an example to provide guidelines for project configuration. Secure Boot and Secure Firmware Update applications are referred to as SBSFU.*
- *Note: The single-slot configuration is demonstrated in examples named 1_Image. The dual-slot configuration is demonstrated in examples named 2_Images.*

December 2021 AN5056 Rev 8 1/[49](#page-48-0)

Contents

List of tables

List of figures

1 General information

[Table](#page-5-1) 1 and *[Table](#page-5-2) 2* present the definitions of acronyms and terms that are relevant for a better understanding of this document.

Table 2. List of terms

The X-CUBE-SBSFU Secure Boot and Secure Firmware Update Expansion Package runs on STM32 32-bit microcontrollers based on the Arm^{®(a)} Cortex[®]-M processor.

arm

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and or elsewhere.

2 Related documents

- 1. User manual *Getting started with STM32CubeH7 for STM32H7 Series* (UM2204)
- *2.* User manual *Getting started with STM32CubeG4 for STM32G4 Series* (UM2492)
- 3. User manual *Getting started with STM32CubeL0 for STM32L0 Series* (UM1754)
- 4. User manual *Getting started with STM32CubeL1 MCU Package for STM32L1 Series* (UM1802)
- 5. User manual *Getting started with STM32CubeWB for STM32WB Series* (UM2550)
- 6. User manual *Getting started with STM32CubeL4 for STM32L4 Series and STM32L4+ Series* (UM1860)
- 7. User manual *Getting started with STM32CubeF4 MCU Package for STM32F4 Series* (UM1730)
- 8. User manual *Getting started with STM32CubeF7 MCU Package for STM32F7 Series* (UM1891)
- 9. User manual *Getting started with STM32CubeG0 for STM32G0 Series* (UM2303)
- 10. User manual *Getting started with the X-CUBE-SBSFU STM32Cube Expansion Package* (UM2262)
- 11. User manual *Development guidelines for STM32Cube Expansion Packages* (UM2285)
- 12. User manual *Development checklist for STM32Cube Expansion Packages* (UM2312)
- 13. User manual *STM32CubeProgrammer software description* (UM2237)
- 14. *STM32 Cortex®-M4 MCUs and MPUs programming manual* (PM0214)
- 15. *STM32F7 Series and STM32H7 Series Cortex®-M7 processor programming manual* (PM0253)
- 16. *Cortex®-M0+ programming manual for STM32L0, STM32G0, STM32WL and STM32WB Series* (PM0223)
- 17. Datasheet for STSAFE-A110 *Authentication, state-of-the-art security for peripherals and IoT devices* (DS12911)

3 Porting X-CUBE-SBSFU onto another board

X-CUBE-SBSFU supplements the STM32Cube™ software technology, making portability across different STM32 microcontrollers easy. It comes with a set of examples implemented on given STM32 boards that are useful starting points to port the X-CUBE-SBSFU onto another STM32 board. The NUCLEO-L476RG and NUCLEO-L432KC boards are used as examples in this document.

3.1 Hardware adaptation

A few changes are needed to adapt X-CUBE-SBSFU to another board:

- 1. GPIO configuration for UART communication with the host PC (In *sfu_low_level.h* file)
- 2. Flash configuration: NUCLEO-L432KC gives an example of a single-bank Flash interface whereas NUCLEO-L476RG is dual-bank based (In *sfu_low_level.c* file)
- 3. Button configuration: NUCLEO-L476RG gives an example based on the push button whereas NUCLEO-L432KC simulates a virtual button with a GPIO (In *app hw.h* file)
- 4. Tamper GPIO pin configuration (In *sfu_low_level_security.h* file)
- 5. DAP Debug port configuration (In *sfu_low_level_security.h* file)
- 6. I²C bus configuration for communication with STSAFE-A110 (In *stsafea_service_interface.c* file of *B-L4S5I-IOT01A\Applications\2_Images_STSAFE\2_Images_SECoreBin*).

[Figure](#page-8-2) 1 presents the SBSFU project structure together with the location of the files where porting changes are expected.

Figure 1. SBSFU project structure

3.2 Memory mapping definition

As already highlighted in the X-CUBE-SBSFU user manual (Refer to *[\[10\]](#page-7-1)*), a key aspect is the placement of all elements inside the Flash memory of the device:

- Secure Engine: protected environment to manage all critical data and operations.
- SBSFU: Secure Boot and Secure Firmware Update
- Active slot: this slot contains active firmware (Firmware header with firmware)
- Download slot: this slot stores downloaded firmware (Firmware header with encrypted firmware) to be installed at the next reboot
- Swap area: Flash memory area used to swap the content of active and download slots during the installation process

[Figure](#page-9-1) 2 presents the Flash memory mapping illustrated by the NUCLEO-L476RG example.

Figure 2. Memory mapping example (NUCLEO-L476RG)

The linker file definitions shared between the three projects (SECoreBin, SBSFU, UserApp) are grouped in the *Linker_Common* folder as presented in *[Figure](#page-10-0) 3*:

- *mapping_fwimg.icf*: contains firmware image definitions such as active slots, download slots, and swap area
- *mapping_sbsfu.icf*: contains SBSFU definitions such as SE_Code_region, SE Key region, and SE IF region
- *mapping_export.h*: export the symbols from *mapping_sbsfu.icf* and *mapping_fwimg.icf* to the SBSFU applications

Each region can be extended when adding more code is needed or shifted to another address as long as the resulting security settings satisfy security requirements.

Figure 3. Linker file architecture

The security peripheral configuration (RDP, WRP, PCROP, FWALL, secure user memory if available for the series) is automatically computed based on the SBSFU linker symbols except for MPU configuration due to the following constraints:

- each MPU region base address must be a multiple of the MPU region size.
- each MPU region can be divided into 8 sub-regions to adjust the size.

The mapping constraints with MPU isolation are illustrated in *[Figure](#page-11-0) 4*.

Figure 4. Mapping constraints with MPU isolation (NUCLEO-G071RB example)

Another typical use case is the MPU configuration of the active-slot region to authorize user application execution. *[Figure](#page-11-1) 5* shows how to respect the MPU constraints on NUCLEO-L073RZ.

Figure 5. Mapping constraints for user application execution

12/[49](#page-48-0) AN5056 Rev 8

3.2.1 SBSFU region definition parameters

[Figure](#page-12-1) 6 presents the parameters in file *mapping_sbsfu.icf* that are used for the configuration of the SBSFU regions.

3.2.2 Firmware image slot definition parameters

[Figure](#page-13-1) 7 presents the parameters in file *mapping_fwimg.icf* that are used for the configuration of the image regions.

Figure 7. Firmware image slot definitions (NUCLEO-L476RG *mapping_fwimg.icf***)**

Download image header Slot Dwl#1 Download image - Same size for the active and download slots - Multiple of swap size Active Image header Active image Slot Active #1 At least the size of the max sector size \leftarrow
Swap area
/* Slots must be aligned on 2048 bytes (0x800) */
$\frac{1}{x}$ swap (8 kbytes) */ define exported symbol ICFEDIT SWAP start $-$ 0x080F0000; ICFEDIT SWAP end define exported symbol $ 0x080$ FlFFF;
/* Active slot #1 (424 kbytes) */ define exported symbol 10 ICFEDIT SLOT Active 1 start 0x08086000; 11 define exported symbol ICFEDIT SLOT Active 1 end $=$ $0x080EFFF;$ 12 ICFEDIT SLOT Active 1 start define exported symbol ICFEDIT SLOT Active 1 header - 13
14 /* Dwl slot #1 (424 kbytes) */ 15 define exported symbol ICFEDIT SLOT Dwl 1 start 0x08010000; ٠ ICFEDIT SLOT Dwl 1 end 16 define exported symbol $=$ 0x08079fff;
17 ► Header located inside active slot 18 /* Slots not configured */ define exported symbol 19 ICFEDIT SLOT Active 2 header = 0×000000000 ; define exported symbol 20 ICFEDIT SLOT Active 2 start $= 0x000000000:$ 21 define exported symbol ICFEDIT SLOT Active 2 end $= 0x00000000:$ $22 -$ define exported symbol ICFEDIT SLOT Active 3 header = 0x000000000; $23 -$ define exported symbol ICFEDIT SLOT Active 3 start $= 0x000000000:$
24 define exported symbol ICFEDIT SLOT Active 3 end $= 0x00000000;$ define exported symbol $25 -$ ICFEDIT SLOT Dwl 2 start $= 0x00000000;$ 26 define exported symbol ICFEDIT SLOT Dwl 2 end $= 0x000000000$ ICFEDIT SLOT Dwl 3 start 27 define exported symbol $= 0x00000000;$ ICFEDIT SLOT Dwl 3 end define exported symbol $28 -$ $= 0x000000000$

Compliance with SBSFU constraints requires that the following conditions are met:

- Slots areas must be aligned on the Flash sector size, which is 2048 bytes (0x800) for devices in the STM32L4 Series.
- The minimum size of SWAP is 4 Kbytes and at least equal to the size of the largest sector.
- The size of active and download slots must be multiple of the SWAP size.
- The sizes of active and download slots must be equal, except when using the partial update feature.

In some configurations (External Flash with OTFDEC, multiple image configuration) the header must be located outside the active slot in its own Flash memory sector to remain protected inside the isolated environment.

For STM32L4 dual-bank Flash memory devices, firewall specific constraints are:

- Firewall code segment must be in bank1, firewall non-volatile data (Including the header of the active slot) segment must be in bank2.
- The non-volatile data segment must overlap the firewall code segment to ensure that secrets are always protected even if the banks are swapped. *Figure [8: Firewall configuration constraint on dual bank products](#page-14-0)* and *Figure [9: Firewall](#page-14-1) [configuration after bank swap](#page-14-1)* illustrate the firewall configuration on the NUCLEO-L476RG and the consequences when banks are swapped.

For the STM32G0 Series, STM32G4 Series, and STM32H7 Series, one constraint exists: the header of the active slot must be mapped just after the SBSFU code to be protected by the secured memory.

The SFU_IMAGE_OFFSET value depends on the STM32 microcontroller series:

- For the STM32L4 Series, STM32L0 Series, STM32L1 Series, STM32WB Series, and STM32F4 Series, the default value is used: 512 bytes.
- For the STM32F7 Series and STM32H7 Series: 1024 bytes. (With the Cortex®-M7, the vector table must be aligned on 1024 bytes).
- For the STM32G0 Series: 2048 bytes. The secure user memory end address is aligned on the Flash sector size.
- For the STM32G4 Series: 4096 bytes. The secure user memory end address is aligned on the Flash sector size.
- For the STSAFE-A variant: 2048 bytes. The image header has a 2048-byte length to include X509 certificates.

Note: For series with MPU-based isolation or firewall-based isolation, the MPU constraint on the active-slot configuration must be verified as illustrated in [Figure](#page-11-1) 5.

3.2.3 Project-specific linker files

SECoreBin places critical code and data such as secrets, as illustrated in *[Figure](#page-15-1) 10*.

The SBSFU linker file is in charge of SBSFU application placement that includes SECoreBin binary as shown in *[Figure](#page-15-2) 11*.

Figure 11. SBSFU specific linker file

UserApp must be configured to run in the active slot (Slot active start address with SFU_IMG_IMAGE_OFFSET) as illustrated in *[Figure](#page-16-1) 12* where SFU_IMG_IMAGE_OFFSET is 512 bytes for the STM32L4 Series.

Figure 12. UserApp specific linker file (NUCLEO-L476RG example)

1. Depends on the STM32 microcontroller Series.

3.2.4 Multiple image configuration

Up to three active slots (*SFU_NB_MAX_ACTIVE_IMAGE*) and three download slots (*SFU_NB_MAX_DWL_AREA*) can be configured.

During the installation process, the active slot is identified with the SFU magic tag inside the firmware image header (SFU1, SFU2, or SFU3). Depending on firmware compatibility constraints, if the simultaneous firmware installation is not required, a single download slot can be configured for the three active slots to optimize the memory footprint.

At boot, after verification of the authenticity and integrity of all firmware images, SBSFU jumps into the active firmware image located inside the *MASTER_SLOT* in priority.

As a constraint, all the headers must be grouped in a single area to be protected inside the isolated environment. Each header must be located in its own Flash memory sector.

[Figure](#page-17-1) 13 shows the example of the multiple-image configuration provided in 2_Images_ExtFlash of the B-L475E-IOT01A board.

3.3 Dual-core adaptation

For the STM32H7 Series dual-core products, it is mandatory to disable the CM4 boot while the SBSFU is running (On CM7).

Thus, once the authentication and the integrity of all firmware images are verified by the SBSFU, the user application starting on CM7 can trigger the boot of CM4.

As an example, to port applications provided for NUCLEO-H753ZI on NUCLEO-H755ZI-Q, the following modifications are needed as shown in *[Figure](#page-18-0) 14*:

- 1. Modify the IDE configuration by adding STM32H755xx and CORE_CM7 defined symbols.
- 2. Change the supply configuration from LDO to SMPS in SystemClock_Config() function.
- 3. Disable the Cortex M4 boot: BCM4 bit from option byte must be unchecked.
- 4. Add in *SFU_LL_SECU_CheckFlashConfiguration()* function the control of the BCM4 bit state.
- 5. Add in the *UserApplication* project, the trigger of CM4 boot.

Figure 14. STM32H7 Series dual-core adaptation

Slots configuration may be adapted to manage two firmware images, one dedicated to CM7 and the other one dedicated to CM4. Refer to 3.2.4 Multiple image configuration for more details.

4 SBSFU configuration

4.1 Features to be configured

X-CUBE-SBSFU supports:

- 2 modes of operation: dual and single slot configurations
- 3 cryptographic schemes using symmetric and asymmetric cryptographic operations
- 2 cryptographic middleware:
	- STMicroelectronics middleware: X-CUBE-CRYPTOLIB library integrated into the *1_Image* and *2_Images* variants.
	- Third-party middleware: mbedTLS (Open-source code) cryptographic services. Examples are provided for the 32L496GDISCOVERY, B-L475E-IOT01A, 32F413HDISCOVERY, 32F769IDISCOVERY, P-NUCLEO-WB55, and NUCLEO-H753ZI Nucleo boards in the *2_Images_OSC* variant.
- STSAFE-A110 secure element used to host X509 certificates and keys. An example is provided for the B-L4S5I-IOT01A board in the *2_Images_STSAFE* variant.
- KMS middleware. An example is provided for the B-L475E-IOT01A and B-L4S5I-IOT01A boards in the *2_Images_KMS* variant.
- External Flash memory with on-the-fly decryption (OTFDEC). An example is provided for the STM32H7B3I-DK board in the *2_Images_ExtFlash* variant using a specific cryptographic scheme with AES-CTR firmware encryption.
- External Flash memory without on-the-fly decryption (OTFDEC). An example is provided for the STM32H750B-DK board in the *2_Images_ExtFlash* variant. Active slot, as well as download slot, are mapped in an external Flash memory, thus firmware confidentiality cannot be ensured.
- External Flash memory without on-the-fly decryption (OTFDEC). An example is provided for the B-L475E-IOT01A board in the *2_Images_ExtFlash* variant. A specific installation process without swap is selected *SFU_NO_SWAP* to ensure confidentiality by keeping the download slot always encrypted.
- External Flash memory without on-the-fly decryption (OTFDEC). An example is provided for the STM32WB5MM-DK board in the *2_Images_ExtFlash* variant. Download slot, as well as backup slot, is mapped in an external Flash memory. A specific installation process without swap is selected *SFU_NO_SWAP* to ensure confidentiality by keeping both slots always encrypted. More details are provided in the *Appendix H* of the user manual *Getting started with the X-CUBE-SBSFU STM32Cube Expansion Package* (UM2262).

The configuration possibilities go beyond these options through compilation switches:

- Local loader can be removed to reduce the memory footprint (Dual slots only).
- Verbose switch can be activated to make debugging easier.
- Debug mode can be disabled (No more printf on the terminal during SBSFU execution) to reduce the memory footprint.
- Security IPs can be turned off to make debugging easier.
- Installation process with firmware image validation. A rollback on the previous firmware image is triggered at the next reset if the firmware image has not been validated by the user application.
- Multiple image configuration for a complex system with multiple firmware such as protocol stack, middleware, and user application.
- Interruption management inside the firewall isolated environment for applications requiring low latency on interruption handling.

[Figure](#page-20-1) 15 presents the SBSFU configuration solutions with the related files and compilation switches.

Figure 15. SBSFU configuration

4.2 Cryptographic scheme selection

X-CUBE-SBSFU is delivered with three cryptographic schemes using both asymmetric and symmetric cryptography:

- ECDSA asymmetric cryptography for firmware verification and AES-CBC symmetric cryptography for firmware decryption
- ECDSA asymmetric cryptography for firmware verification without firmware encryption.
- AES-GCM symmetric cryptography for both firmware verification and decryption

The selection among these schemes is done using the SECBOOT_CRYPTO_SCHEME compilation switch as depicted in *[Figure](#page-21-1) 16*.

Note: For the B-L4S5I-IOT01A STSAFE and KMS variants, the SECBOOT_X509_ECDSA_WITHOUT_ENCRYPT_SHA256 cryptographic scheme is selected.

> *For the external Flash memory variant with on-the-fly decryption (OTFDEC), the SECBOOT_ECCDSA_WITH_AES128_CTR_SHA256 cryptographic scheme is selected.*

4.3 Security configuration

The SBSFU example is delivered with STM32 security protection configuration allowing protection secrets against both outer and inner attacks.

STM32 security peripherals can be deactivated independently as per the user's decision to achieve a different protection level (For example with STM32L4 Series devices, firewall and PCROP allow the activation of protections against inner attacks). Any STM32 security configuration modification requires a security protection evaluation at the system product level to ensure that protections are well set according to product constraints and specifications.

During the development phase, the disabling of all IPs may be required for making debugging easier.

[Figure](#page-22-0) 17 shows the various security configuration solutions available in file *app_sfu.h* for the STM32L4 Series and STM32L0 Series.

Figure 17. STM32L4 Series and STM32L0 Series security configuration (*app_sfu.h***)**

[Figure](#page-22-1) 18 shows the various security configuration solutions available in file *app_sfu.h* for the STM32F4 Series, STM32F7 Series, and STM32L1 Series.

AN5056 Rev 8 23/[49](#page-48-0)

[Figure](#page-23-0) 19 shows the various security configuration solutions available in file *app_sfu.h* for the STM32WB Series.

[Figure](#page-23-1) 20 shows the various security configuration solutions available in file *app_sfu.h* for the STM32WB Series.

Figure 20. STM32WB Series security configuration (*app_sfu.h***)**

4.4 Development or production mode configuration

The first step before any code modification is often to configure the SBSFU project in development mode to enable IDE debugging facilities and add SBSFU debug traces:

- 1. Deactivate all security protections: SFU_xxx_PROTECT_ENABLE
- 2. Deactivate SFU_FINAL_SECURE_LOCK_ENABLE
- 3. Activate SFU_FWIMG_BLOCK_ON_ABNORMAL_ERRORS_MODE
- 4. Activate SECBOOT OB DEV MODE
- 5. Optionally, activate the verbose mode: SFU_VERBOSE_DEBUG_MODE. For details about the impact on mapping, refer to *Section [6.2: Memory mapping adaptation](#page-30-2)*.

At the end of the development phase, the SBSFU project must be configured in production mode for the final release:

- 1. Activate all required security protections: SFU_xxx_PROTECT_ENABLE
- 2. Deactivate verbose mode: SFU_VERBOSE_DEBUG_MODE
- 3. Deactivate SFU_FWIMG_BLOCK_ON_ABNORMAL_ERRORS_MODE
- 4. Deactivate SECBOOT OB DEV MODE
- 5. Activate SFU_FINAL_SECURE_LOCK_ENABLE to configure the RDP level 2. On STM32H7 Series, the secure user memory is also configured when SFU_FINAL_SECURE_LOCK_ENABLE is enabled.
- 6. Deactivate SFU_DEBUG_MODE to remove all prints of SBSFU that can be valuable information for an attacker.

Read Protection Level 2 is mandatory to achieve the highest level of protection and to implement a Root of Trust. It is the user's responsibility to activate it in the final SW to be programmed during the product manufacturing stage.

In production mode, the Secure Boot checks the Option Byte values (RDP, WRP, PCROP, Secure user memory) and blocks execution in case a wrong configuration is detected. Depending on the platform, a few other Option Bytes must be configured such as:

- BFB2 disabled for STM32L4 Series and STM32L0 Series devices with dual-bank Flash
- nDBANK enabled for STM32F7 Series
- nBFB2 enabled for STM32L1 Series
- BOOT_LOCK enabled for STM32G0Series and STM32G4 Series
- DBANK disabled on STM32G4 Series and B-L4S5I-IOT01A board

Caution: Option Bytes must be configured to the production mode values using STM32CubeProgrammer (STM32CubeProg), just after programming the software during the production stage. If this is not done, the device remains unsecured. Refer to *[\[13\]](#page-7-2)* for the way to use STM32CubeProgrammer.

[Figure](#page-25-0) 21 shows how Option Bytes are managed at SBSFU startup:

5 Generating a cryptographic key

5.1 Generating a new firmware AES encryption key

Key generation and firmware encryption are performed automatically during the compilation process with the *prebuild.bat* and *postbuild.bat* scripts (Refer to *[\[10\]](#page-7-1)* for a detailed description of the build process).

[Figure](#page-26-3) 22 shows the few steps to modify the firmware encryption key of active slot #1. The same applied to active slot #2 or #3:

- 1. Change the key value in file *OEM_KEY_COMPANY1_keys_AES_xxx.bin*
- 2. Compile SECoreBin: *prebuild.bat* is executed and *se_key.s* is generated
- 3. Compile UserApp: *postbuild.bat* is executed and UserApp is encrypted

Figure 22. New firmware encryption-key

5.2 Generating a new public/private ECDSA pair of keys for firmware verification

As for the AES encryption key, the public key (SE ReadKey Pub()) is automatically modified when the private key (*ECCKEY1.txt*) is changed.

[Figure](#page-27-1) 23 shows the few steps to modify the private and public keys for ECDSA asymmetric cryptography firmware verification of the active slot #1. The same applied for active slot #2 or #3:

- 1. Change the key value in file *ECCKEY1.txt*
- 2. Compile SECoreBin: *prebuild.bat* is executed and *se_key.s* is generated
- 3. Compile UserApp: *postbuild.bat* is executed and UserApp is encrypted

5.3 STM32WB Series specificities

For STM32WB Series, the AES encryption key is not processed through the *prebuild.bat* script but is provisioned into the M0+ core. The provisioning process is described in *SECoreBin/readme.txt*.

Another way to provision the AES key is to use the recent *STM32CubeProgrammer* release. Since V2.5.0, M0+ key provisioning is available as Firmware Upgrade Service (FUS).

First, connect to the bootloader USB interface:

- 1. nBOOT1 and nSWBOOT0 are checked.
- 2. Correct boot mode is selected by setting Boot0 pin to VDD:
	- a) With a P-NUCLEO-WB55 Nucleo board: The jumper is ON between CN7.5 (VDD) and CN7.7 (Boot0).
	- b) With an STM32WB5MM-DK Discovery board: A jumper is ON on CN13(VDD-Boot0) after pin header soldering and another jumper selects 'USB MCU' on JP2.
- 3. A USB cable is connected to the USB_USER interface.
- 4. The power is ON (Unplug/plug USB cable is connected to ST-LINK).

Then, the function Key provisioning of Firmware Upgrade Services panel is allowed as shown in *[Figure](#page-28-1) 24*.

Figure 24. Key provisioning

5.4 KMS specificities

With KMS middleware integration, SBSFU keys are no longer stored in a section under PCROP protection. They are stored inside the KMS code as static embedded keys.

[Figure](#page-29-1) 25 shows an example of the firmware encryption key modification of active slot #1. The same applied for active slot #2 or #3:

- 1. Change the key value in file *OEM_KEY_COMPANY1_keys_AES_xxx.bin*
- 2. Compile *SECoreBin*: *prebuild.bat* is executed and *kms_platf_objects_config.h* is generated
- 3. Compile *UserApp*: *postbuild.bat* is executed and *UserApp* is encrypted

The same process is applied for firmware ECDSA verification key, BLOB AES encryption key, and BLOB ECDSA verification key.

Figure 25. KMS specificities

5.5 STSAFE-A110 specificities

As explained in Appendix G of the UM2262, STM32 and STSAFE-A110 must be provisioned with pairing keys and X509 certificates. STSAFE-A110 provisioning process is described in *STSAFE_Provisioning/readme.txt*.

[Figure](#page-29-2) 26 shows an example of pairing-key provisioning:

- 1. STSAFE-A110 provisioning with default pairing keys
- 2. Update *STSAFE_PAIRING_keys.bin* accordingly
- 3. Compile *SECoreBin*: prebuild.bat is executed and *se_key.s* is generated.

Figure 26. STSAFE-A110 pairing keys

6 Tips for debugging

6.1 Compiler optimizations level

Projects are delivered with the highest level of compiler optimizations turned on for size aspects. Such optimizations can make the debug complex. Changing the compiler optimization level possibly impacts memory mapping.

Figure 27. Compiler optimizations

6.2 Memory mapping adaptation

When changing the compiler optimizations level or activating the development mode with the verbose compilation switch, the user may have to adapt the SBSFU memory mapping, for instance reducing firmware image slots to avoid overlap.

Caution: The security peripheral configuration (RDP, WRP, PCROP, FWALL, secure user memory if available for the series) is automatically computed based on the SBSFU linker symbols except for the MPU configuration due to the constraints detailed in *[Section 3.2: Memory](#page-9-0) [mapping definition](#page-9-0)*. Disabling temporarily the MPU protection can be an efficient workaround for the debug.

[Figure](#page-31-1) 28 depicts the 3 steps of the memory adaptation based on an example:

- 1. Identify the gap by analyzing the linker message: 0x1d9 bytes
- 2. Identify the concerned region by consulting the *project.map* file: __ICFEDIT_SB_region_ROM_start__
- 3. Apply the modification in file *mapping_sbsfu.icf:* 0x300 bytes

Figure 28. Memory mapping adaptations

The impact of memory mapping adaptation on security peripheral configurations must be checked even though it is automatically computed. For example, check the WRP configuration using STM32CubeProgrammer (STM32CubeProg) as shown in *[Figure](#page-31-2) 29*.

6.3 Debugging SECoreBin

To debug inside SECoreBin, the SBSFU project option must be changed to load SECoreBin symbols. This is performed in the debugger menu as presented in *[Figure](#page-32-0) 30*:

- Browse to select file *Project.out*
- Set *Offset* to 0
- Check the *Debug info only* box

32/[49](#page-48-0) AN5056 Rev 8

Figure 30. Debugging inside SECoreBin

7 Adapting SBSFU

7.1 Implementing a new cryptographic scheme for SBSFU

X-CUBE-SBSFU comes with some predefined cryptographic schemes (Refer to *Section [4.2: Cryptographic scheme selection on page](#page-20-0) 21*). It is also possible to extend the package with the user's cryptographic scheme.

To implement a new cryptographic scheme for SBSFU, follow the steps illustrated in *[Figure](#page-33-2) 31* and described below.

Figure 31. User's cryptographic scheme implementation

Updating the code running on the device side:

- 1. **Step 1**: define a new value for SECBOOT CRYPTO SCHEME.
- 2. **Step 2**: look carefully at the signatures of the APIs that the bootloader requires. The cryptographic services must have the same signatures to avoid updating the SBSFU code.
- 3. **Step 3**: define a new SE_FwRawHeaderTypeDef structure and respect the constraints to remain compatible with the existing SBSFU code.
- 4. **Step 4**: implement the code of the cryptographic services in *se_crypto_bootloader.c*.

Updating the tools running on the host side to prepare the keys and the firmware image:

- 5. **Step 5**: update the preparation tools to support the new cryptographic scheme: *prepareimage.py*, *translate_key.py*, and *keys.py*.
- 6. **Step 6**: update the IDE integration to generate the appropriate keys and firmware image.
	- A new batch file is required to call the preparation tools with the appropriate commands; *prebuild.bat* copies this batch file to create *postbuild.bat*.
	- *prebuild.bat* must be updated to take into account the new cryptographic scheme and generate the proper keys and *postbuild.bat.*

7.2 Optimizing memory mapping

Several options exist to reduce SBSFU code size to maximize the size of the user application slot. Some of these options are summarized in *[Table](#page-35-1) 3*.

The total gain depends on the mapping constraints described in *Section [3.2: Memory](#page-9-0) [mapping definition on page](#page-9-0) 10*.

As an example, *[Figure](#page-36-0) 32* highlights the mapping modifications to be done. Starting from 2 images with a symmetric cryptographic scheme, the SFFU_DEBUG_MODE and SECBOOT USE LOCAL LOADER switches are disabled, resulting in a 16-Kbyte increase of the user application size.

Figure 32. Example of memory mapping optimization on NUCLEO-G071RB – 2 images

In the folder *NUCLEO-G031K8\Applications\1_Image,* another example of memory optimization is provided for the NUCLEO-G031K8, where 32 Kbytes are allocated to the user application among the 64 Kbytes available on this board.

7.3 How to activate interruption management inside the firewall isolated environment

Interruption management inside the firewall isolated environment can be activated when low latency on interruption handling is required. Examples are provided in the *2_Images_OSC* variant for 32L496GDISCOVERY and B-L475E-IOT01A boards.

[Figure](#page-37-1) 33 shows the different steps required to activate this option:

- 1. Add IT_MANAGEMENT as preprocessor directive in SECoreBin and SBSFU IDE configuration
- 2. Select *se_stack_smuggler_it_mngt_IAR.c* instead of *se_stack_smuggler_IAR.c* in SECoreBin IDE configuration
- 3. Modify *startup_xxx.s* file to branch required interrupt handler on *SE_Handler*
- 4. Add *se_interface_exception_IAR.s* in SBSFU IDE configuration
- 5. Modify the SBSFU linker option to keep *SE_UserHandlerWrapper* symbols
- 6. Modify SBSFU xxx_flash.icf linker file to place *SE_IF_Code_Entry* symbol (*SE_UserHandlerWrapper*) at the beginning of *SE_IF_ROM_region*.
- 7. Specific FreeRTOS: Modify *mapping_sbsfu.icf* by adding 0x10 to force *__ICFEDIT_SE_IF_region_ROM_start__ bit[4]* to 1. This is required for PendSV handler (FPU register save/restore mechanism).

Figure 33. IDE adaptations

7.4 How to improve boot time

To resist a basic fault injection attack, some critical actions are duplicated thus are impacting the time to start the user application. If such protections are not needed, for example, if there is no physical access to the device, these counter-measures can be removed as shown in *[Figure](#page-38-1) 34*.

8 Adapting the user application

8.1 How to make an application SBSFU compatible

First of all, the mapping of the user application must be modified to allow the application to run in active slot #1. In a multiple image configuration the same applied for active slot #2 or #3:

- Code section starting by the vector table must be configured to run from active slot #1, just after the image header: ICFEDIT_SLOT_Active_1_start + 512 (SFU_IMG_OFFSET = 512 for the STM32L4 Series)
- Data section must start after the Secure Engine protected area: (__ICFEDIT_SE_region_SRAM1_end__ + 1)

Refer to *Section [3.2: Memory mapping definition on page](#page-9-0) 10* for more details on memory constraints.

Then, during system initialization, VTOR must be set to the new location of the vector table as shown in *[Figure](#page-39-2) 35*.

Figure 35. Vector table position update (NUCLEO-L476RG example)

For user application encryption, the user application binary file length must be a multiple of 16 bytes. *[Figure](#page-40-0) 36* shows how to update the linker file to verify this constraint.

Finally, as done in the UserApp example, the IDE configuration must be updated to:

- 1. Generate a *UserApp.bin* file
- 2. Include search path for linker common files
- 3. Call *postbuilb.bat* to generate *UserApp.sfb* and *SBFU_UserApp.bin* with the correct slot identification (1/2/3)
- 4. Integrate *se_interface_appli.o* to access Secure Engine runtime services if any

Figure 37. IDE adaptations

As explained in the user manual UM2262, some additional constraints are depending on the STM32 series:

- STM32F4 Series, STM32F7 Series, and STM32L1 Series: MPU-based Secure Engine isolation relies fully on the fact that a privileged level of software execution is required to access the Secure Engine services. The user application must take this constraint into account and trust any piece of code running in privileged mode.
- STM32G0 Series, STM32G4 Series, and STM32H7 Series: when secured, any access to securable memory area (Fetch, read, programming, erase) is rejected, generating a bus error. As a consequence, there are no Secure Engine runtime services available for the user application.
- *Note: IWDG is started during SBSFU execution. It must be refreshed periodically.*

8.2 Use of Flash memory to store user data

The storage of user data in Flash pages or sectors is possible with some restrictions:

- Out of the SBSFU code area
- Not in the images slots
- Not in the swap area

[Figure](#page-42-1) 38 provides a memory-mapping example based on the NUCLEO-L476RG where the Flash memory is available from page 489 to page 511 for the user to store data, install a file system, or emulate an EEPROM.

Figure 38. Free Flash pages (NUCLEO-L476RG example)

8.3 Changing the firmware download function in the user application

This possibility is available only in the dual-slot mode of operation.

A sample code based on the YMODEM protocol over UART is available in the X-CUBE-SBSFU UserApp project. The download procedure is located in file *fw_update_app.c* as illustrated in *[Figure](#page-43-1) 39*.

8.4 How to change the firmware version

The firmware version is part of the firmware header generated with the *postbuild.bat* script. In the following example, the version is 5.

Figure 40. Firmware version change

Caution: The firmware with version SFU_FW_VERSION_INIT_NUM *app_sfu.h* is the only one allowed for installation when the header of the installed image is not valid. This is the case either because no firmware is installed (Development phase) or due to an attack attempt. It is important to keep such firmware private as the only purpose of this version is to analyze and repair devices returned from the field.

8.5 How to validate a firmware image

First of all, the ENABLE_IMAGE_STATE_HANDLING compilation switch must be defined in SECoreBin, SBSFU, and UserApp IDE configuration.

At the first user application start-up, if the execution is correct (For example after self-tests execution) the user application must call a running service *SE_APP_Validate(slot_id)* if available or update dedicated flags in RAM otherwise to validate the firmware image. If not done a rollback on the previous firmware image is performed by SBSFU at the next reset.

An example is provided in the user application through the menu

FW_VALIDATE_RunMenu() as shown in *[Figure](#page-45-0) 41*. In a multiple image configuration, the slot identification parameter can be either 1, 2, 3, or 255. The value 255 indicates that all new firmware images are validated through a single request. The objective is to ensure firmware compatibility between all new images in case of interruption during the validation phase.

Caution: This feature can be activated only on a dual-slot configuration example with the swap installation process selected.

9 Revision history

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved

AN5056 Rev 8 49/49