



Application note

# Migrating from STM8L and STM8S to STM32C0 MCUs

## Introduction

This application note provides guidelines and a methodology to migrate easily from an application based on the STM8L and STM8S series to the STM32C0 series platform. It groups all of the most important information, and lists the main aspects that must be addressed. It describes a simple procedure using the HAL (hardware abstraction layer), and STM32Cube software, to access a larger portfolio.

The STM32C0 platform is a starting point for simple cost-focused applications. It offers easy further migration within a wide range of STM32 products, depending on the application needs (focused on costs, tailored to ultra low-power consumption, high performance, or for products embedding wireless communication).

This document provides details about the hardware, peripheral, and firmware migration.

In addition, this document gives an overview of the STM32 ecosystem, for example the hardware development and IDE/ compiler available to start using the STM32C0 series.

For a better understanding, the user must be familiar with STM32 microcontrollers.

For additional information, refer to the documents in Reference documents. This does not provide a full list of electrical parameters, for which the device datasheet is the reference document.



# **1** General information

Note:

This document applies to all STM32C0 series devices. All these products are Arm<sup>®</sup>-based microcontrollers. *Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.* 

arm

#### **Reference documents**

[1]	Application note EMC design guide for STM8, STM32, and legacy MCUs (AN1709)
[2]	Application note STM32 microcontroller system memory boot mode (AN2606)
[3]	Application note How to use EEPROM emulation on STM32 MCUs (AN4894)
[4]	Application note STM32 microcontroller GPIO hardware settings and low-power consumption (AN4899)
[5]	Application note Introduction to FDCAN peripherals for STM32 product classes (AN5348)
[6]	Application note Getting started with STM32C0 series hardware development (AN5673)
[7]	Reference manual STM8L001xx and STM8L101xx microcontroller families (RM0013)
[8]	Reference manual STM8S series and STM8AF series 8-bit microcontrollers (RM0016)
[9]	Reference manual STM8L050J3, STM8L051F3, STM8L052C6, STM8L052R8 MCUs and STM8L151/ L152, STM8L162, STM8AL31, STM8AL3L lines (RM0031)
[10]	Reference manual STM32C0x1 advanced Arm®-based 32-bit MCUs (RM0490)
[11]	Programming manual <i>How to program STM8S and STM8A flash program memory and data EEPROM</i> (PM0051)
[12]	Programming manual STM32 Cortex <sup>®</sup> -M0+ MCUs programming manual (PM0223)
STM32C0 series	All STM32C0 datasheets
	All STM32C0 errata sheets
STM8L/S series	All STM8S and STM8L datasheets
	All STM8S and STM8L errata sheets
STM32CubeProg	https://www.st.com/stm32cubeprog

Note:

All documents are available at www.st.com. Contact STMicroelectronics when more information is needed.



# 2 STM32C0 series overview

The STM32C0 series includes all the STM8L/S series standard peripherals such as SPI and UART. (See Table 4 for more details.) It also has a set of peripherals with advanced features and optimized power consumption levels, including:

- 32-bit CPU with maximum CPU frequency of 48 MHz
- DMA
- 12-bit ADC
- I<sup>2</sup>S
- USB FS
- FDCAN

# **3** Hardware migration

## 3.1 Pinout compatibility

STM32C0 devices use a different system of power distribution (single-supply pair), with the merging of  $V_{DDA}$  and  $V_{DD}$  and the absence of VCAP, embedding the capacitance required internally by the regulator. The STM32C0 provides better GPIO density than the STM8L/S series. It needs a 3.3 V supply voltage (compared to the STM8S 5 V supply voltage), with an allowed range of 2 V to 3.6 V.

Due to the significant difference between the STM8L/S series and the STM32C0 series, there is no pin-to-pin compatibility. In the case of a replacement, the PCB routing must be reworked.

Package pin count	GPIO number in STM32C0 series	GPIO number in STM8S series	GPIO number in STM8L series	Difference I/Os
8	6	5	6	0 to +1
20	18	16	18	0 to +2
32	30	25 to 28	28 to 30	0 to +5
48	45	38	41	+4 to +7
64	61	52	54	+7 to +9

## Table 1. Additional I/Os for STM32C0 vs STM8


#### Table 2. Package type

Package pins	STM32C0 series	STM8S series	STM8L series
8	SO8N	SO8N	SO8N
20	TSSOP/UFQFPN	TSSOP/UFQFPN/SO	TSSOP/UFQFPN
28	UFQFPN	-	UFQPN/CSP
32	UFQFPN/LQFP	UFQFPN/LQFP/SDIP	LQFP/UFQFPN/CSP
44	-	LQFP	-
48	UFQFPN/LQFP	LQFP	UFQFPN/LQFP
64	LQFP/BGA	LQFP	LQFP
80	(1)	LQFP	LQFP

1. The STM32G0 series supports this package.

Note:

WLCSP12, WLCSP15, WLCSP19, and WLCSP24 are available on the STM32C0 series



#### Figure 1. Flash memory size versus pin count

## 3.2 Sales type selection

57

Figure 2 helps the user to find the suitable sales type to migrate from the STM8L/S series to the STM32C0 series, with a flash memory size and package comparison.


WLCSP packages are available on STM32C0 series and STM8L/S series, but as they are unique to each product they are not present in Figure 2.

If the STM32C0 series does not support the desired package or flash memory, the user can check the part available on the STM32G0, STM32L0, and STM32L4 series.





#### Figure 2. Sales type help selection



DT55846V3




## 3.3 Pinout migration


A comparison between two packages is available to help the customer to evaluate how much the PCB needs to be reworked. The comparison considers only the different position of power pins, reset, and oscillator input/ output. The product datasheets give more details in case the user would like to check timer, communication peripherals, or even ADC channel similarities.

#### Figure 3. TSSOP20 GPIO comparison

STM8S003F3 TSSOP20 PINOUT



STM32C011FxP TSSOP20 PINOUT







Possible to re-route Similar role

#### Figure 4. LQFP48 GPIO comparison

STM8L151C4, STM8L151C6 LQFP48 PINOUT (WITHOUT LCD)



STM32C031CxT LQFP48 PINOUT





AN5775 - Rev 4

# 4 Boot mode selection

The boot configuration of the STM32C0 is based on the STM32 Cortex<sup>®</sup>-M0+ core products.

In the STM8L/S series, the software can boot only from the flash memory or the system bootloader. The STM32C0 series allows the BOOT vector to be located in the flash memory, the system memory (bootloader), or the RAM based on Table 3. It relocates the boot memory start address if, for example, the user chooses to boot from the main flash memory. This memory area is aliased in the boot memory space (0x0000 0000), but is still accessible from its original memory space (0x0800 0000). It is reciprocal to the other boot area.

A feature to check if the device is virgin is implemented on the STM32C0 series. If the BOOT0 pin defines the main flash memory as the target boot area, and after loading the option byte, the flash memory interface checks if the first location of the main memory is programmed. It returns the result on the FLASH\_ACR register.

	Boot mode configuration									
BOOT_LOCK bit	nBOOT1 bit	BOOT0 pin	BOOT0 pin nBOOT_SEL bit nBOOT0 bit							
0	Х	0	0	Х	Main flash memory					
0	1	1	0	Х	System memory					
0	0	1	0	Х	Embedded SRAM					
0	Х	Х	1	1	Main flash memory					
0	1	Х	1	0	System memory					
0	0	Х	1	0	Embedded SRAM					
1	Х	х	x	х	Main flash memory forced					

#### Table 3. Boot mode configuration

# 5 Peripheral migration

## 5.1 STM32 product cross-compatibility

The peripheral platform shares a common base. There are some differences between STM8 and STM32C0 peripherals due to continuous improvement, and the addition of new functionalities. The comparison below helps the user to identify and use these improvements.

The major difference between the STM8 and the STM32 is the number of register bits: 32 or 16 bits in STM32. Only 8 bits in STM8. Sometimes, register names are similar.

# Figure 5. Register name sharing

Offset	Register name reset value	15	14	13	12	1	10	6	8	, ,	9	5	4	ъ	2	۰	0
0x00	SPIx_CR1	BIDIMODE	BIDIOE	CRCEN	CRCNEXT	CRCL	RXONLY	SSM	SSI	LSBFIRST	SPE	в	BR [2:	0]	MSTR	CPOL	CPHA
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	SPIx_CR2	Res.	LDMA_TX	LDMA_RX	FRXTH	DS[3:0]		TXEIE	RXNEIE	ERRIE	FRF	<b>NSSP</b>	SSOE	TXDMAEN	RXDMAEN		
	Reset value		0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
0x08	SPIx_SR	Res.	Res.	Res.	101 P. 11 P. 12	רובעבן ו:יטן		FRLVL[1:0]	FRE	BSY	OVR	MODF	CRCERR	UDR	CHSIDE	TXE	RXNE
	Reset value				0	0	0	0	0	0	0	0	0	0	0	1	0
0x0C	SPIx_DR		DR[15:0]														
0x0C	Reset value	0	0	0	0	0	0	0	0	0	0	0	þ	0	0	0	0

## SPI/I2S register map and reset values

STM32C0: SPI register map

SPI register map and reset values

Address offset	Register name	7	6	5	4	3	2	1	0
0x00	SPI_CR1	LSB FIRST	SPE	BR2	BR1	BR0	MSTR	CPOL	CPHA
	Reset value	0	0	0	0	0	0	0	0
0x01	SPI_CR2	BDM	BDOE	CRCEN	CRCNEXT	-	RXONLY	SSM	SSI
	Reset value	0	0	0	0	0	0	0	0
0x03	SPI_SR	BSY	OVR	MODF	CRCERR	WKUP	-	TXE	RXNE
	Reset value	0	0	0	0	0	0	1	0
0x04	SPI_DR Reset value		DR[7:0] 0						

STM8: SPI register map

DT55847V2

	Peripheral	STM32C0 series	STM8S series	STM8L series
	Power supply		See Table 8	
	Core	Cortex <sup>®</sup> M0+ (32-bit)	STM8 core (8-bit)	STM8 core (8-bit)
	Maximum frequency	48 MHz	Up to 24 MHz	16 MHz
	Flash memory	Up to 256 Kbytes	Up to 128 Kbytes	Up to 64 Kbytes
	SRAM	Up to 36 Kbytes	Up to 6 Kbytes	Up to 4 Kbytes
	EEPROM	Emulated in the flash memory <sup>(1)</sup>	Up to 2 Kbytes	Up to 2 Kbytes
	General purpose (16-bit)	Up to 5	Up to 2	Up to 3
	General purpose (32-bit)	<b>1</b> <sup>(5)</sup>	-	-
TIMER	Advanced (16-bit)	1	1 <sup>(5)</sup>	1 <sup>(5)</sup>
	Basic (8-bit)	0	1 <sup>(5)</sup>	1 <sup>(5)</sup>
	ADC	1	1	1
	DAC	(2)(3)(4)	-	Up to 2 <sup>(5)</sup>
DMA (nu	mber of independently configurable channels request)	Up to 7	-	Up to 4
	USART	Up to 4	Up to 2	Up to 3
	SPI	Up to 2	1	Up to 2
	l <sup>2</sup> C	Up to 2	Up to 4	Up to 2
	I <sup>2</sup> S (Inter-IC-sound)	1	-	-
	CRC	Х	-	-
	RTC	Х	-	X <sup>(5)</sup>
	WWDG	Х	Х	X <sup>(5)</sup>
	IWDG	Х	Х	X <sup>(5)</sup>
	LCD	_(3)(4)	-	X
	COMP	_(2)(3)(4)	-	Up to 2
	CAN	FDCAN <sup>(5)</sup>	beCAN	beCAN
	USB	X <sup>(5)</sup>	-	-
Boo	otloader supported peripheral	USART / I <sup>2</sup> C / SPI <sup>(5)</sup> / USB DFU <sup>(5)</sup> / FDCAN <sup>(5)</sup>	UART/SPI	UART/SPI

## Table 4. Peripheral summary of STM32C0 series and STM8S and STM8L series

1. Refer to AN4894.

2. The STM32G0 series supports this feature.

3. The STM32L0 series supports this feature.

4. The STM32L4 series supports this feature.

5. Not on all devices.



## 5.2 System architecture

The STM32C0 series implement an Arm<sup>®</sup> 32-bit architecture with Cortex<sup>®</sup>-M0+ core, while the STM8L/S series use the STM8 8-bit proprietary core. The STM32 uses a RISC instruction set, while the STM8 uses a CISC instruction set. This allows the STM32 to be faster, at the price of greater code size, as described below. See in Table 5 the full list of differences.

Feature	Cortex <sup>®</sup> -M0+	STM8 core
Data path	32-bit	8-bit
Architecture	Von Neumann	Harvard
Pipeline	Two stages	Three stages
Instruction set	RISC	CISC
Program bus data width	32-bit	32-bit
Prefetch buffer	2 x 32-bit	2 x 32-bit
Debug interface	2-wire (SWD)	1-wire (SWIM)
Number of registers	15 x 32-bit, 1 x 64-bit, 3 special registers	11 x 8-bit
Cache instruction	16 bytes	NA

#### Table 5. Comparison of CPU core

Aligned memory, is an address where an "n-byte" value is stored. It must be divisible by "n". This means:

- Word (32-bit) aligned to an address divisible by 4 [UINT32/INT32].
- Half-word (16-bit) aligned to an address divisible by 2 [UINT16/INT16].
- Byte accesses are always aligned [UINT8/INT8].

The Cortex<sup>®</sup> -M0+ uses the ARM-v6M. This architecture does not permit an unaligned memory access. If attempted, the CPU raises a hard fault exception.

Usually, compilers are aware of the aligned access requirement, so they automatically adjust in several ways:

- Automatically place variables in aligned addresses.
- Use of packed structures to align members.
- Use of byte-by-byte access whenever a variable is unaligned for some reason.

## 5.3 Code density and CoreMark<sup>®</sup>

To help the developer to find the appropriate sales type for their needs, a comparison code size has been made on the CoreMark<sup>®</sup>. It is easily portable between both families. It ensures that compilers cannot precompute the results. Moreover, it provides the user with a benchmark comparison based on the IAR Embedded Workbench<sup>®</sup>, with different code optimization.

For further information about the code density between the libraries available on the STM32C0 series, check the Programming part.

Optimization	Size	Balanced	Medium	Speed	Unit
STM32C0	16073	16921	17085	20473	Bytes
STM8L	15188	14752	15371	18935	Bytes

#### Table 6. Code density between STM32C0 series and STM8L series

The code size does not increase excessively. However, it is necessary to accommodate an increase of 6 to 15% in code size.

The CoreMark<sup>®</sup> is not the perfect benchmark to compare both families. This is because one uses 8 bits, and the other uses 32 bits, while the CoreMark<sup>®</sup> uses a 16/32-bit variable. However, it indicates that the Cortex<sup>®</sup>-M0+ is seven times better than the STM8 8-bit core.

## Table 7. CoreMark<sup>®</sup> comparison

STM32C0 series	STM8L/S series	Unit
2.22	0.30	CoreMark/MHz


## 5.4 Debug

The STM32 series uses a different debug methodology with respect to the STM8L/S series. The STM32 devices need two wires for debug, while one is needed in STM8 devices (SWIM).

The new debug methodology allows:

- SW-DP: serial wire
- BPU: break point unit
- DWT: data watchpoint trigger
- Flexible debug pinout assignment
- NVIC debug
- MCU debug box (support for low-power modes, control over peripheral clocks, etc.)

## Figure 6. Block diagram of STM32C0 MCU and Cortex<sup>®</sup>-M0 +-level debug support





## 5.5 Power control peripheral

In the STM32C0 series, the PWR controller presents some differences compared to the STM8S/L series. This is especially the case for the STM8S series, which has a 5.0 V supply.

PWR	STM32C0 series	STM8S series	STM8L series					
Power supplies	<ul> <li>V<sub>DD</sub>: 2.0 V to 3.6 V (one pair V<sub>DD</sub>/V<sub>SS</sub>) is the external power supply for the internal regulator and the system analog such as reset, power management, and internal clocks</li> <li>V<sub>DDA</sub>: is the analog power supply for the A/D converter and shorted to V<sub>DD</sub> due to the low number of pins</li> <li>V<sub>DDIOX</sub>: is the power supply for the I/Os to reduce the number of supply pin, usually this power supply is shorten to V<sub>DD</sub>. However on some products a second V<sub>DDIO2</sub> power supply is available.</li> <li>V<sub>REF+</sub>: 2.0 V to V<sub>DDA</sub> is the input reference voltage for the ADC, on a lower pin-count package V<sub>REF+</sub> is shorted to V<sub>DD</sub></li> </ul>	<ul> <li>V<sub>DD</sub>: 2.95 V to 5.5 V (one pair V<sub>DD</sub>/V<sub>SS</sub>) is the external power supply for the main regulator ballast transistor supply</li> <li>V<sub>DDIO</sub>: 3.0 V to 5.0 V is the power supply for the I/Os and on a lower pin-count package is shorted to V<sub>DD</sub>, due to the low number of pins</li> <li>V<sub>DDA</sub>: 3.0 V to 5.5 V (one pair of V<sub>DDA</sub>/ V<sub>SSA</sub>) is the analog power supply for the A/D converter and on a lower pin-count package is shorted to V<sub>DD</sub>, due to the low number of pins</li> <li>V<sub>REF+</sub>: 2.0 V to V<sub>DDA</sub> is the input reference voltage for the ADC, on a lower pin-count package V<sub>REF+</sub> is shorted to V<sub>DD</sub></li> </ul>	<ul> <li>V<sub>DD</sub>: 1.65 V or 1.8 V to 3.6 V is the external power supply for the main regulator</li> <li>V<sub>DDA</sub>: 1.8 V to 3.6 V is the analog power supply for the analog part and on lower pin- count package is shorted to V<sub>DD</sub>, due to the low number of pins</li> <li>V<sub>DDIO</sub>: 1.8 V to 3.6 V is the power supply for the I/Os and on lower pin-count package is shorted to V<sub>DD</sub>, due to the low number of pins</li> <li>V<sub>REF+</sub>: If V<sub>DDA</sub> &gt; 2.4 V: 2.4 V to V<sub>DDA</sub> else: V<sub>REF+</sub> = V<sub>DDA</sub> is the input reference voltage for the ADC, on lower pin-count package V<sub>REF+</sub> is shorted to V<sub>DD</sub></li> </ul>					
Power supply supervisor	Integrated     POR/PDR/BOR     circuitry	Integrated POR/PDR     circuitry	<ul> <li>Integrated POR/PDR/BOR circuitry</li> <li>Programmable voltage detector (PVD)</li> </ul>					

## Table 8. Power control peripheral

## 5.6 Power consumption mode

The STM32C0 series and the STM32 family generally have different low-power modes compared to the STM8L/S series. There are four low-power modes:


- Sleep
- Stop
- Standby
- Shutdown

The STM32C0 series has a lower consumption than the STM8L under most conditions. The different consumption modes are described below.



#### Dynamic power consumption

Respective to the STM8, the dynamic consumption of the STM32C0 is lower. Regarding the Figure 7, the STM32C0 series can be up to 7.5 times more efficient than the STM8S series, and up to twice as efficient as the STM8L series.



## Figure 7. STM32C0 versus STM8 dynamic consumption

#### Static power consumption

In the STM32C0 series and the STM8L/S series, the low-power modes have different names. However, the low-power modes have some similarities, so it is possible to compare them.

Consumption mode		Clock	STM32C011/31	STM8S105C4/6	STM8L151x4/6	Unit
Wait/sleep mode	From flash memory	HSE 16 MHz	0.33	1.55	1.00	mA
mode	From RAM		0.32	1.55	0.76	
Stop/active	e halt mode	LSI/LSE	80	200	0.90	μA
Standby/	halt mode	All clocks off	7.45	6.50	0.35	μA
Shutdov	wn mode	All clocks off	19	NA	NA	nA

#### Table 9. Low-power consumption comparison

- Sleep mode corresponds to wait mode in the STM8. The CPU is clocked off, but other peripherals and the interrupt controller continue to run.
- Stop mode is like active halt mode. The HSI/HSE clocks are stopped, and the SRAM is retained.
- Standby mode is similar to halt mode. The HSE/HSI clocks are off. The LSI and LSE clocks can be running if the application uses IWDG. The main difference, however, is that the RAM is powered off in the STM32C0.
- Shutdown mode has no equivalent in the STM8. It is the ultimate low-power mode. All clocks and peripherals are off.



## Wake-up source

PWR	STM32C0 series	STM8S series	STM8L series
Low-power modes and wake-up sources	Sleep mode Peripheral event/interrupt EXTI interrupt/event NVIC IRQ interrupt IWDG Reset Stop mode Peripheral event/interrupt EXTI interrupt/event NVIC IRQ interrupt IWDG Reset Standby mode Wake-up pins IWDG Reset Shutdown mode Wake-up pins Reset	Wait mode All internal or external interrupts (including auto wake- up) Reset IWDG Active halt mode Auto wake-up External interrupts Reset IWDG Halt mode External interrupts Reset IWDG Halt mode IWDG	Wait mode All internal or external interrupts Wake-up events Reset WDG Low-power run mode Software sequence Reset WDG Low-power wait mode Internal or external event Reset WDG Active halt mode External interrupts RTC interrupts RESet WDG Halt mode External interrupts Reset WDG IWDG

## Table 10. Wake-up source comparison



## 5.7 Reset and clock controller (RCC) interface

## 5.7.1 Clocks

## Table 11. RCC peripheral STM32C0 series versus STM8S/L series

RCC	STM32C0 series	STM8S series	STM8L series
HSI48	48 MHz high-speed internal RC oscillator	-	-
HSIUSB48 <sup>(1)</sup>	48 MHz high-precision RC oscillator to the clock USB	-	-
HSI16	-	16 MHz high-speed internal RC oscillator	16 MHz high-speed internal RC oscillator
LSI	32 kHz low-speed internal RC	128 kHz low-speed internal RC	38 kHz low-speed internal RC
HSE	4 to 48 MHz	1 to 24 MHz	1 to 16 MHz
LSE	32.768 kHz	-	32.768 kHz
System clock source	HSI48, HSIUSB48 <sup>(1)</sup> , HSE, LSI, LSE	HSI16, HSE, LSI	HSI16, HSE, LSI, LSE
System clock frequency	<ul> <li>Up to 48 MHz</li> <li>12 MHz after reset based on HSI</li> </ul>	<ul> <li>Up to 24 MHz</li> <li>2 MHz after reset based on HSI</li> </ul>	<ul> <li>Up to 16 MHz</li> <li>2 MHz after reset based on HSI</li> </ul>
APB frequency	Up to 48 MHz	-	-
RTC clock source	LSI, LSE, or HSE clocks divided by 32	-	HSI, HSE, LSI, LSE
Clock output	MCO1/2: LSI, LSE, SYSCLK, HSI48, HSIUSB48 <sup>(1)</sup> , HSE LSCO: LSI, LSE available in stop mode	CCO: HSE, HSI, HSIDIV, LSI, MASTER, CPU	CCO: HSE, HSI, LSI, LSE
Internal oscillator measurement and calibration	<ul> <li>Internal/external clock measurement inputs</li> <li>TIM14 inputs: GPIO, RTC, HSE/32, MCO, MCO2</li> <li>TIM16 inputs: GPIO, LSI, LSE, MCO2</li> <li>TIM17 inputs: GPIO, HSIUSB48/256<sup>(1)</sup>, HSE/32, MCO, MCO2</li> </ul>	-	Internal/external clock measurement inputs • TIM2/3: LSE

1. Only available on STM32C071xx devices.

#### Table 12. High-speed and low-speed clock internal accuracy comparison

Clock accuracy	Temperature	STM32C03/C01	STM8S105C6	STM8L101F1
	Full range	-2.5% to 2%	±3%	-4.5% to 3%
HSI factory calibrated	0°C to 85°C	±1%	±2%	-2.5% to 2%
	30°C	-0.83% to 0.2%	±1%	±1%
LSI	Full range	±7%	±20%	-12% to 11%

The STM32C0 has a better clock accuracy than the STM8. It can clock other peripherals with the MCO output. The HSI can be used for USART communication.

## 5.7.2 Reset

•

The STM32C0 series has several types of reset:

- Power reset: this sets all registers to their reset values. Exiting Standby mode is an exception. In this case the registers outside the VCORE domain (back up registers, IWDG, Standby/Shutdown mode control) are not impacted.
- System reset: this resets all registers to their reset value, except the reset flags, and the RTC registers.

• RTC domain reset: this only affects the RTC domains (LSE oscillator, RTC and RCC\_CSR1 register). The main difference is the addition of the software reset. It is no longer mandatory to use a trick with the WWDG to emulate a software reset, as in the STM8.

Reset source	STM32C0 series	STM8S series	STM8L series
Power-on Reset/Power-down reset	X <sup>(1)(2)</sup>	x	X
Brown-out reset	X <sup>(1)</sup>	X	Х
Power voltage detection (PVD)	-	-	Х
Exit from Standby mode	X <sup>(1)</sup>	-	-
Exit from Shutdown mode	X <sup>(1)</sup>	-	-
Low level on the NRST pin	X <sup>(2)</sup>	X	Х
WWDG reset	X <sup>(2)</sup>	X	Х
IWDG reset	X <sup>(2)</sup>	X	X
Software reset	X <sup>(2)</sup>	-	-
Low-power mode security reset	X <sup>(2)</sup>	-	-
Option-byte loader reset	X <sup>(2)</sup>	-	-
EMC reset	-	Х	-
Illegal opcode reset	-	Х	Х

#### Table 13. Reset source comparison

1. Power reset

2. System reset

## 5.8 Nested vectored interrupt controller (NVIC)

STM32C0 devices do not use the same interrupt system as STM8 devices. They use a nested vectored interrupt controller (NVIC). There are some similarities with the STM8L/S series such as: interrupt vector, priority management, and EXTI. In the STM32C0, each IP has its own vector, so there is no interrupt sharing (as in STM8L151x6/8 STM8L152x6/8).

#### Table 14. Interrupt features comparison

Parameter	STM32C0 series	STM8S series	STM8L series
Interrupt vectors	Up to 32 interrupt vectors (+ 5 system ones)	Up to 32 interrupt vectors	
Interrupt priorities	4 levels lower number = higher priority	3 levels	
Disable interrupts	yes, apart from NMI and HardFault	Yes	
External interrupt channels linked to IO lines		5 external interrupts linked to ports	8 external interrupts linked to IO lines + 4 linked to ports
Reset vector	4 bytes (address of the IRQ procedure)	4 bytes (0x82 code + 24-bit address of the IRQ procedure)	
	16 cycles to save context	9 cycles to save context	
Interrupt latency	16 cycles to restore context	9 cycles to restore context	
	Tail chaining supported	Tail chaining supported	

The Cortex<sup>®</sup>-M0+ has six system interrupts (three more than the STM8). The priority of reset, NMI and HardFault are fixed, in contrast to SVC, PendSV, and SysTick, which are programmable.

## Table 15. System interrupts comparison

Offset	STM32C0 series	STM8L/S series
0x00	-	Reset: Address of the application start
0x04	Reset: Address of the application start	TRAP: Software interrupt
0x08	NMI: Nonmaskable interrupt connected to SRAM parity error, HSE, and LSE clock security systems (may be slightly different in other STM32 lines)	TLI: Top-level interrupt. (It is assigned to various interrupt sources depending on the family, that is, in STM32L15xx8 it is TIM2 and TIM4 overflow IRQ.)
0x0C	HardFault: Reports all issues related to bus/memory accesses	-
0x2C	SVC: System service call, software interrupt. Used by operating systems	-
0x38	PendSV: Pendable request for system service software interrupt. Used by operating systems	-
0x3C	SysTick: Interrupt from the built-in 24-bit counter (part of the core), used for delays, timeouts, and operating system timing	-

There are two ways to handle the interrupts with the help of STM32CubeMX: the hardware abstraction layer (HAL), and the low layer (LL). The first one takes longer, due to the high level, but it is easier to implement the interrupt processing flow.

## Table 16. Interrupt handler comparison

Features	STM32C0 LL library	STM32C0 HAL library	STM8 SPL
Vector table definition	startup_stm32c0xx.s	startup_stm32c0xx.s	stm8_interrupt_vector.c
Interrupt processing flow	startup file with complete IRQ table definition ↓ Interrupt handler in stm32c0xx_it.c	startup file with complete IRQ table definition ↓ Interrupt handler in stm32c0xx_it.c ↓ HAL IRQ handler in stm32c0xx_hal_ppp.c <sup>(1)</sup> to handle flags and status bits ↓ Final callback overwriting "weak" callback within HAL library	stm8_interrupt_vector.c with complete IRQ table definition ↓ Interrupt handler in stm8xx_it.c

1. "ppp" = peripheral name (ADC, UART, RCC etc.)



#### 5.9

## DMA

The DMA IP is new in the STM32C0 series, compared to the STM8S series and some STM8L lines. It is clearly a major asset to improve the product consumption when it is possible to make a memory transfer without a CPU.

#### Table 17. DMA peripheral

Feature	STM32C0 series	STM8S series	STM8L series
DMA channel	I Up to 7		4 (only on STM8L05xxx/15xxx, STM8L162xx)
DMA controller DMAMUX: • The trigger for each channel is either a peripheral request, or any of the four generated requests		-	Up to 3 requests per channel
Transfer size	Byte, half-word, word	-	Byte, half-word
Transfer type Peripherals to memory, memory to peripherals, memory to memory, and peripherals to peripherals		-	Peripherals to memory, memory to peripherals and memory to memory
Interrupt request per channel	Transfer complete, half transfer, or transfer error	-	Transfer complete or half transfer
Addressing mode	Incrementing	-	Incrementing and decrementing

## 5.10 GPIO interface


The STM32C0 GPIOs are different to those of the STM8L/S series.

Some new features are available in STM32C0 series devices:

- Internal pull-down resistor
- Output open-drain with pull-up or pull-down capability
- Output push-pull with pull-up or pull-down capability
- Alternate function push-pull with pull-up or pull-down capability
- Alternate function open-drain with pull-up or pull-down capability
- Analog input
- V<sub>IN</sub> is no longer limited by V<sub>DD</sub> + 0.3 V, but by 5.5 V (see Table 19)

Due to different pin protection architectures, and as for all STM32 devices, positive current injection is not allowed on the STM32C0. (An exception is certain MCUs with switchable diodes.) In fact, there is no clamping diode between the IO and  $V_{DD}$  (due to 5 V tolerant capability). If the user application needs to be protected against positive injection, it is necessary to add external clamping diodes (see Figure 8). For further details about the GPIO (FT) and EMC design, refer to AN4899 and AN1709, respectively.

#### Figure 8. Clamping diodes protection



DT57077V2

The STM32C0 series can share the same pin for reset or GPIO functionality. One specific pin, PF2, is configured with an appropriate value in the option bytes. In the small package, due to the limited number of pins, multiple GPIOs are connected to the I/Os.

The user can also freeze the GPIO control register by applying a specific write sequence. Moreover, each pin of the GPIO can be set as an analog input (Schmitt trigger deactivated) to reduce the power consumption.

Feature	STM32C0 series	STM8L/S series
	(2 bits $\rightarrow$ 4 speeds)	
	3 MHz	1 bit (2 speeds)
Speeds	15 MHz	2 MHz
	60 MHz	10 MHz
	80 MHz	
Pull-up/down	YES	Pull-up only

## Table 18. GPIO differences between STM32C0 series and STM8L/S series

#### Table 19. GPIO input voltage comparison

Voltage	STM32C0 series	STM8S series	STM8L series
VIL	0 V to 0.3 × V <sub>DD</sub>	-0.3 V to 0.3 × V_DD	$V_{SS}\mbox{-}0.3$ V to 0.3 $\times$ $V_{DD}$
VIH	0.7 × V <sub>DD</sub> to 5.5 V	0.7 × V <sub>DD</sub> to V <sub>DD</sub> +0.3	$0.7$ × $V_{DD}$ to 5 V (for 5 V tolerant input)



## 5.11 RTC

The STM8S series does not have an RTC. However, an RTC is present on the STM8L series.

Peripheral	Feature	STM32C0 series	STM8L (low-density devices)	STM8L (medium- density devices)	STM8L (medium+ and high-density devices)
RTC	Number of alarms	1	1 (or wake-up signal)		1 (or wake-up signal)
RTC	Number of outputs	2 (RTC calibration + alarm/wake-up signal)	2 (RTC calibration + alarm/wake-up signal)		2 (RTC calibration + alarm/wake-up signal)
Tamper	Number of events	0		0	3

## Table 20. RTC peripheral

## 5.12 USART

## Table 21. USART peripheral

Feature	STM32C0 series	STM8S series	STM8L series
Configurable oversampling method	16 or 8	-	-
Rx/Tx FIFO	2 × 8 bytes	2 × 1 byte (TDR/ RDR)	2 × 1 byte (TDR/RDR)
Common programmable transmit and receive baud rate	YES	-	-
Programmable data word length	7, 8, or 9 bits	8 or 9 bits	8 or 9 bits
Programmable data order with MSB-first or LSB-first shifting	YES	-	-
SPI slave transmission underrun error flag	YES	-	-
DMA	Continuous communications using DMA Received/transmitted bytes are buffered in reserved SRAM using centralized DMA	-	Configurable multibuffered communication using DMA
Separate signal polarity control for transmission and reception	YES	-	-
Swappable Tx/Rx pin configuration	YES	-	-
Hardware flow control for modem and RS-485 transceiver	YES	-	-
Wake-up from low-power mode	YES	-	-
Modbus	YES	-	-

# 5.13 I<sup>2</sup>C

## Table 22. I<sup>2</sup>C configuration

Feature	STM32C0 series	STM8S series	STM8L series
Communication speeds	Standard-mode (up to 100 kHz) Fast-mode (up to 400 kHz) Fast-mode plus (up to 1 MHz)	Standard speed (up to 100 kHz Fast speed (up to 400 kHz)	Standard speed (up to 100 kHz Fast speed (up to 400 kHz)
SMBus	3.0	-	2.0
PMBus	1.3	-	YES
DMA capability	1-byte buffer	-	1-byte buffer
Clock selection	PCLK, SYSCLK, HSIKER	-	-

## 5.14 Flash memory

The STM32C0 series has a maximum frequency of 48 MHz, and the flash memory's maximum frequency is 24 MHz. To compensate the flash memory speed, and to be sure to have valid and uncorrupted data, a wait state feature is added. The wait state feature is not implemented on most STM8 products, because the CPU speed does not go above the flash memory speed.

#### Table 23. Flash memory

Feature	STM32C0 series	STM8S series	STM8L series
Page size	• 2 Kbytes	<ul> <li>64 bytes (low and medium density)</li> <li>128 bytes (high density)</li> </ul>	<ul> <li>64 bytes (low density)</li> <li>128 bytes (medium and medium+ density)</li> <li>256 bytes (high density)</li> </ul>
Data width	64-bit	32-bit	32-bit
Programming granularity	8-byte	4-byte	4-byte
Flash read protection (RDP)	<ul> <li>Three levels:</li> <li>No protection</li> <li>Read and write protection</li> <li>No debug</li> </ul>	Two levels: No protection Read and write protection	Two levels: • No protection • Read and write protection
Flash writes protection area	Two configurable areas (WRP)	One configurable area (UBC)	One configurable area (UBC)
Flash proprietary code readout protection	Two configurable areas (PCROP)	-	One configurable area (ROP)
"On Time" programmable area	1 Kbytes	-	-



## Table 24. Flash memory characteristics comparison

Parameter	STM32C0 series	STM8S105x6	STM8L152x6	Unit
Page size	2 k	128	128	byte
Programing time for one page	21.8	6	6	ms
Frogramming time for one page	10.6	46.9	46.9	µs/byte
East programing time for one page	13.7	3	3	ms
Fast programing time for one page	6.7	23.4	23.4	µs/byte
Page proce time	22	3	3	ms
Page erase time	10.7	23.4	23.4	µs/byte

## 5.15 SRAM

## Table 25. SRAM density, STM32C0 series versus STM8L/S series

Maximum flash memory density	STM32C0 series	STM8S series	STM8L series
4 Kbytes	-	STM8S103F2: 1 Kbytes	STM8L151x2: 1 Kbytes
8 Kbytes	-	STM8S103x3/STM8S001J3/ STM8S003x3/STM8S903x3: 1 Kbytes	STM8L151x3: 1 Kbytes
16 Kbytes	STM32C011x4: 6 Kbytes	STM8S105x4: 2 Kbytes	STM8L151x4/STM8L152x4:
10 Kbytes	STM32C031x4: 12 Kbytes	STINUS TUSA4. 2 Rubyles	2 Kbytes
32 Kbytes	STM32C011x6: 6 Kbytes	STM8S005x6/STM8S105x6: 2 Kbytes	STM8L151x6/STM8L152x6:
52 Abytes	STM32C031x6, STM32C051x6: 12 Kbytes	STM8S207x6/STM8S208x6: 6 Kbytes	2 Kbytes
64 Kbytes	STM32C051x8: 12 Kbytes	STM8S007x8/STM8S207x8/	STM8L151x8/STM8L152x8:
04 Rbytes	STM32C071x8: 24 Kbytes	STM8S208x8: 6 Kbytes	4 Kbytes
	STM32C071xB: 24 Kbytes		
128 Kbytes	STM32C091xB: 36 Kbytes	STM8S207xB/STM8S208xB: 6 Kbytes	-
	STM32C092xB: 30 Kbytes		
256 Kbytes	STM32C091xC: 36 Kbytes		
200 100/105	STM32C092xC: 30 Kbytes	-	-

## 5.16 Timers

Timer type	Timer	Counter resolution	Counter type	Maximum operating frequency	Prescaler factor	DMA request generation	Capture/ compare channels	Compleme ntary outputs
TIM1	Advanced control	16-bit	Up, down, up/down	48 MHz	Integer from 1 to 2 <sup>16</sup>	Yes	4 +2 internal	3
TIM2	General purpose	32-bit	Up, down, up/down	48 MHz	Integer from 1 to 2 <sup>16</sup>	Yes	4	-
ТІМЗ	General purpose	16-bit	Up, down, up/down	48 MHz	Integer from 1 to 2 <sup>16</sup>	Yes	4	-
TIM14	General purpose	16-bit	Up	48 MHz	Integer from 1 to 2 <sup>16</sup>	No	1	-
TIM15	General purpose	16-bit	Up	48 MHz	Integer from 1 to 2 <sup>16</sup>	Yes	2	1
TIM16 TIM17	General purpose	16-bit	Up	48 MHz	Integer from 1 to 2 <sup>16</sup>	Yes	1	1
STK	Systick	24-bit	Down	-	HCLK/8	-	-	-

## Table 26. Timers available in STM32C0 series MCUs

All timers in the STM32C0 series have a minimum resolution of 16-bit. For STM32C051xx, STM32C071xx and STM32C091/92 devices an additional 32-bit timer is available. The maximum clock frequency is now 48 MHz. There is one 24-bit timer inside the Cortex<sup>®</sup>-M0+ core, which is generally used as a 1 ms time base.

The new functions are listed below:

- Advanced timer (TIM1):
  - 3 more independent channels
  - 1 more break input
  - Asymmetric, combined, combined 3-phase PWM
  - Bidirectional break inputs
  - UIF bit remapping
- General purpose timers (TIM2/3/14/15/16/17)

In STM32 MCUs, 8-bit timers are not present.



# 5.17 ADC

## Table 27. ADC differences between STM32C0 series and STM8L/S series

Feature	STM32C0 series	STM8S series	STM8L series
Resolution	12-bit, 10-bit, 8-bit, or 6-bit configurable	10 bits	12-bit, 10-bit, 8-bit, or 6-bit configurable
Conversion time	Down to 0.4 µs (2.5 Msps)	Down to 2.33 µs (0.43 Msps)	Down to 1 µs (1 Msps)
Self-calibration	YES	-	-
Programmable sampling time	YES	-	YES
DMA support	YES	NA	YES
Oversampling	YES	-	-
Number of external channels	Up to 19	Up to 16	Up to 28
Internal channel	<ul> <li>V<sub>sense</sub> (temp sensor)</li> <li>V<sub>refint</sub></li> <li>V<sub>DDA</sub></li> <li>V<sub>SSA</sub></li> </ul>	-	<ul> <li>V<sub>temp_sensor</sub></li> <li>V<sub>refint</sub></li> </ul>

# 5.18 SPI/I<sup>2</sup>S

## Table 28. SPI comparison

Feature	STM32C0 series	STM8S series	STM8L series
Half-duplex synchronous transfer on two lines (with bidirectional data line)	YES	-	-
Data size selection	4 to 16-bit data size selection	Only 8-bit	Only 8-bit
Multimaster mode capability	YES	-	-
Faster communication - maximum SPI speed	12 MHz	10 MHz	8 MHz
SPI Motorola support	YES	-	-
DMA capability	Two 32-bit embedded Rx and Tx FIFOs	-	1-byte transmission and reception buffer
Enhanced TI and NSS pulse modes support	YES	-	-

STM32C0 devices no longer have a beep output (sound generated). However, they have an  $I^2S$  IP, so it is possible to connect the STM32C0 to an audio interphase. Or the PWM output can be used as sound generation.



## 5.19 Independent watchdog (IWDG)

In STM32C0 series devices, the independent watchdog (IWDG) can be driven in two ways:

- Without the window option activated, the IWDG works in the same way as that in the STM8. The counter value is reloaded when the key is written in IWDG\_KR. The chip is reset when the down counter value becomes lower than 0x000.
- With the window option activated, the counter value can be reloaded in two ways. The first is the same methodology as the STM8, by writing a special key in IWDG\_KR. The second, new, way is to refresh the counter value, with a value written in the window register. This new feature adds a new conditional reset, in addition to the one previously described. The circuit is reset if the down counter is reloaded outside the window.

#### Table 29. IWDG comparison

Feature	STM32C0 series	STM8S series	STM8L series
Clock source	LSI (32 kHz)	LSI/2 (64 kHz)	38 kHz
Down counter size	12-bit	8-bit	8-bit
Window option	Yes	-	-
Minimum time out period	125 µs	62.5 µs	110 µs
Maximum time out period	32.76 s	1.07 s	1.72 s
Debug mode (suspend the IWDG when the core is halted)	Yes	-	-
Freeze IWDG in low power mode	Yes (STOP and STANDBY)	-	Yes (HALT)

## 5.20 System window watchdog (WWDG)

#### Table 30. WWDG comparison

Feature	STM32C0 series	STM8S series	STM8L series
Clock source	HSI, HSE, LSI, LSE	HSI, HSE	HSI, HSE
Static prescaler	4096	12288	12288
Variable prescaler	1-128	-	-
Minimum time out period for F <sub>WWDG</sub> =16 MHz	0.512 ms	0.768 ms	0.768 ms
Maximum time out period for F <sub>WWDG</sub> =16 MHz	2097.152 ms	49.152 ms	49.152 ms
WWDG interrupt	Yes	-	-
Debug mode (suspend the WWDG when the core is halted)	Yes	-	-

## 5.21 Option and engineering bytes

For the option bytes, the STM32C0 series and the STM8L/S series share the same methodology. However, the implementation is different.

In the STM8L/S series, there is no special protocol to program the option bytes. It is done on-the-fly by the application, or through the SWIM interface by accessing the EEPROM address.

Conversely, for the STM32C0 series, it is no longer possible to write the option bytes directly to the flash memory address. There is a dedicated programming protocol with a locking mechanism to protect the option bytes from unwanted write operations.

Table 31. Option bytes comparison	Table 31.	Option	bytes	comparison
-----------------------------------	-----------	--------	-------	------------

Feature	STM32C0 series	STM8S series	STM8L series	
Register size	64 bits (32-bit option byte + 32-bit complemented option byte)	16-bit (8-bit option byte + 8-bit complemented option byte)	8-bit	
Register location	Flash memory	EEPROM	l memory	
Peripheral configuration	<ul> <li>NRST pin, reset holder, BOR, and low power mode entry protection</li> <li>Boot configuration</li> <li>Multiple bonding</li> <li>Clock remapping</li> <li>Watchdog selection and freeze option</li> <li>Flash protection (RDP, PCROP, WRP, SEC)</li> </ul>	<ul> <li>Alternate function remapping</li> <li>Bootloader option byte</li> <li>Watchdog selection and freeze option</li> <li>Clock</li> <li>Flash protection (ROP, UBC)</li> </ul>	<ul> <li>BOR</li> <li>Bootloader option byte</li> <li>Watchdog selection and freeze option</li> <li>Clock</li> <li>Flash protection (ROP, UBC, PCODESIZE)</li> </ul>	

In addition to the option bytes, the user can find the engineering bytes on the STM32C0. They contain some useful information written during the production test, such as:

- Unique device ID
- Flash size
- Package type
- Calibration value of internal voltage reference and temperature sensor

## 5.22 Controller area network (CAN)

The STM32C092 devices embed an FDCAN peripheral. CAN FD<sup>®</sup> is an extension to the original CAN bus protocol. This peripheral is compatible with the beCAN available in the STM8L/S series product.

#### Table 32. FDCAN/beCAN comparison

Feature	STM32C0 series	STM8L/S series
CAN FD version 1.0	Yes	No
CAN version 2.0	А, В	A, B active
Message RAM	Yes (1 Kbyte)	No
CAN error logging	Yes	No
AUTOSAR and J1939 support	Yes	No
Clock domain	2 (PCLK + kernel clock)	1 (f <sub>MASTER</sub> )
Rx FIFO	6 elements	3 elements
Tx BUFFER	3 elements	3 elements
Tx FIFO	3 elements	0
Filter	36 elements (28 × 11 bits + 8 × 29 bits)	6 elements (scalable)



The main differences between FDCAN and beCAN are shown in the table below. For more detailed information, refer to the document [5].

Features	FDCAN	beCAN
Compatibility	Supports beCAN A/B	Does not support FDCAN
Maximum bit rate (Mbit/s)	Arbitration bitrate: Up to 1 Data bitrate: Up to 8	Frame bitrate: Up to 1
DLC (4-bit) code	Coded in 0 to 64	Coded in 0 to 8
Maximum data bytes in one message	64 bytes of data	8 bytes of data
BRS support	Yes	No
EDL support	Yes	No
ASI support	Yes	No
CRC bits check codes	Bits included in CRC calculation	Bits not included in CRC calculation
Remote frame support	No	Yes

## Table 33. Main differences between FDCAN and beCAN

## 5.23 USB FS

The USB full-speed host/device is a new peripheral on the STM32C0 series compared to the STM8L/S series. The main features are:

- USB specification version 2.0 full-speed compliant
- Supports both host and device modes
- Configurable number of endpoints from 1 to 8
- Dedicated packet buffer memory (SRAM) of 2048 bytes
- Cyclic redundancy check (CRC) generation/checking, nonreturn-to-zero inverted (NRZI) encoding/ decoding and bit-stuffing
- Isochronous transfer support
- Double-buffered bulk/isochronous endpoint/channel support
- USB suspend/resume operations
- Frame locked clock pulse generation
- USB 2.0 link power management support (device mode only)
- Battery Charging Specification revision 1.2 support (device mode only)
- USB connect/disconnect capability (controllable embedded pull-up resistor on the USB\_DP line)





# 6 Getting started with STM32C0Cube

Due to the huge difference between the STM8 proprietary core and the Cortex<sup>®</sup>-M0+, the software is not portable between the STM8L/S series and the STM32C0 series devices. The user needs to rewrite the code. Nevertheless, some useful software and libraries are available to simplify the transfer.

## 6.1 Initialization code from STM32CubeMX

The STM32CubeMX helps the user to generate the MCU initialization functions. A graphical interface and a different menu help to configure the STM32C0 as needed. This facilitates starting from a healthy working environment.

By default, STM32CubeMX generates initialization code based on the HAL, but this can be modified to generate code based on an LL driver.

Then, the user just needs to integrate their own functions to get the desired behavior. If the chip does not correspond to the desired configuration, it is possible to change it in the tool, and regenerate the code. This can be done without deleting the user functions.

Compared to the SPL utilization, the STM32CubeMX performs the configuration modification for the customer. It no longer needs to add or delete any libraries.

## 6.2 Migration

The standard tools used when developing the STM8L/S series are:

- 1. ST Visual Develop IDE with Cosmic compiler
- 2. IAR Embedded Workbench<sup>®</sup> for STM8

The first tool is selected as the starting point. The paragraphs below explain how to get started with STM32C0 series devices, and help to understand the system behavior. For this, they detail, step-by-step, the migration of a simple application from the STM8S105C6 to the STM32C031C6. The goal is to fill a memory buffer by A-D conversion with a timer trigger, while using sleep/wait mode.

#### Getting the workspace

There are three main IDEs for STM32C0 series devices, and for the STM32 family in general. Two are fully free of charge, such as STM32CubeIDE or  $\mu$ Vision<sup>®</sup> from Keil<sup>®</sup> (only for M0+ core). The third needs a subscription or a free-of-charge part with code limitation, such as IAR Embedded Workbench<sup>®</sup>. All these IDEs include the essential features, such as a compiler, STLINK, and a driver that permits programming and debugging.

When the toolchain is installed and ready to use, the user must download the various needed libraries. If the user chooses to use STM32CubeMX, the tool downloads the latest available library. Otherwise, it is possible to download these libraries from the www.st.com website.

The user can find many examples to begin their application development easily, or to learn the different ways to use the MCU, both in HAL and LL.

To start developing an application easily, a preconfiguration is also available for the STM32 board (Nucleo, Discovery, and so on).

#### **Starting configuration**

By default, the STM32C0 device boots in flash memory as soon as the code is flashed. It is possible that the application needs to use the bore on reset, memory protection, or modify the system reset. In such cases, the option byte must be correctly configured for the required function when the product is powered on. To do this, installing the STM32CubeProg tool is recommended.

The first-level system initialization is done in the SystemInit() function. It is located in *system\_stm32c0xx.c.* After a reset, HSI 48 MHz is selected by default with division by four. Hence, the system clock starts at 12 MHz. It is easy to modify the clock configuration in STM32CubeMX, or in the SystemClock\_Config() function.

#### **Programming part**

To develop code for the STM8L/S series, it is advisable to use the standard peripheral library (SPL). This gives the base function to configure and use the MCU peripherals. Moreover, STMicroelectronics offers some useful examples to help users to develop their application. Despite the use of libraries, the SPL is close to the register-level programming.



Also, the STM32 series uses the hardware abstraction level (HAL) and the low level (LL) libraries, which are an evolution of the SPL.

The HAL allows the user to develop an application quickly and port it to the entire STM32 portfolio. The downside is that it is not optimized in terms of code size and execution time. However, this library is perfect for discovering the functionalities of the STM32C0 series.

To compensate for the size of the HAL library, the customer can use the LL, which is closer to the SPL.

The lower level is the best compromise between software development time and code size.

If the code size is a problem, the user can also program the software at register level. This is the best way to optimize the code size. However, it makes development more time-consuming.

Table 34 gives the user a comparative idea of the different abstraction levels, in terms of code size, and development time.

#### Table 34. Abstraction-level programming

Abstraction level	Development time	Code size
HAL	+	+++
LL	++	++
Register level	+++	+

In addition to Table 7, a comparison based on a classic use case has been made. This uses the different available software libraries (a standard peripheral library for the STM8L/S series, and the LL and HAL for the STM32C0 series). The goal is a more precise comparison of the code size between STM8S, STM8L, and STM32C0. This is based on a simple application using ADC, TIM, USART, and DMA (if available).


Product	Libraries	Speed	Size	Balance	Medium	Low	None	Unit
STM32C0 STM8L STM8S	LL	10090	9462	10082	11158	11728	11862	
	HAL	15782	15666	15742	15898	17162	17432	Puto
	SPL	8567	8454	8454	8490	9010	9192	Byte
	SPL	10839	10461	10471	10859	11417	11454	

#### Table 35. Use case ADC code comparison

The data in Table 35 supports Table 34. The HAL takes 50% more space in the memory compared to the LL. Due to the limited flash memory size of the STM32C0, using the LL library as early as possible is recommended. It also shows the same gap between the STM8 and the STM32 as seen in the CoreMark part. It is less visible for the STM8S due to the bad library optimization.

#### Execution

One of the main advantages of the STM32C0 compared to the STM8S is the possibility to use different peripherals without the CPU. This optimizes the current consumption and therefore the battery lifespan. For example, the use of DMA permits data transfer between the ADC and the RAM memory without the CPU. The STM32C0 stays in sleep mode during the whole operation, whereas the STM8S needs to wake up from wait state to save the data in the buffer. The flow chart below represents the hardware execution of the example.



#### Figure 9. Example code diagram

In each case, the HSI clock is used as the clock source. It is clocked at 12 MHz for the STM32C0, and 16 MHz for the STM8S.




Figure 10. Consumption mode and timeline behavior

- Step 1: Both products are under reset
- Step 2: The STM32C031C6 stays in sleep mode during the whole operation (ADC conversion and DMA transfer).
  - While the STM8S105C6 makes a wait-run-wait transition to wake up after an ADC conversion to fill the RAM buffer. That is why there are eight spikes.
- Step 3: This is the final step, when the buffer is full, both MCUs treat the value in run mode.

As shown in Figure 10, the STM32C0 is more efficient than the STM8S, whether in run mode, or low-power mode.

# 7 Ecosystem

 $\nabla I$ 

Compared to the STM8L/S series, the STM32 series offers a large choice of different software. This helps the user to program the application with the new STM32CubeMX configuration tool, or the many available IDEs. The next sections describe how the developer can choose and set up the software part to start to use the STM32C0 series.

# 7.1 Compilers Cosmic, IAR<sup>™</sup> for the STM8L/S series versus Keil<sup>®</sup> IAR<sup>™</sup>, and STM32CubeIDE for the STM32 series

To develop code for the STM8L/S series, there are two main possibilities:

- STVD and Cosmic compiler: free of charge
- IAR Embedded Workbench<sup>®</sup> for STM8: paid license needed

For the STM32C0, there is a wider choice:

- Keil<sup>®</sup> IDE by Arm<sup>®</sup>, using the MDK-Arm compiler: free of charge
- STM32CubeIDE with GCC compile: free of charge
- IAR Embedded Workbench<sup>®</sup> for STM32 with the EWARM toolchain: a paid license or free limited version (32-Kbyte code size limitation)

All these IDEs and compilers are compatible with STM32CubeMX.

## 7.2 STM8CubeMX versus STM32CubeMX

In the migration example, the STM8CubeMX is not mentioned because this tool does not have code-generation capability (initialization code for the RCC, GPIOs, and IPs). This tool only gives the customer an idea about STM8 usage with the GPIO distribution, the clock configuration, or even an estimation of the product consumption. It can also help the designer to build the layout.

All these functionalities are found in the STM32CubeMX, but with a direct interaction with the code. Programmers need to be careful to write their own function in the associated boxes:

/\* USER CODE BEGIN 1 \*/ /\*USER CODE END 1 \*/

## 7.3 STVP and FLASHER-STM8 versus STM32CubeProgrammer

There are two ways to program the STM8. These are part of the programming tool integrated into IDEs:

- STVP (ST Visual Programmer) using the debug pin (SWIM) it is possible to use:
  - S19 and HEX format
  - erase, program, view, and verify the device memory
  - project mode, to automate the configuration and programming tasks
- FLASHER-STM8. This software can program and communicate with the STM8 system bootloader through the RS232 interface.

Compared to the STM8, STM32 MCUs use STM32CubeProgrammer. This merges all the functionalities described above. It uses the SWD/JTAG debug interface (only SWD is available on STM32C0 series devices), or the system bootloader. Moreover, it offers new functionalities:

- ELF and binary format
- In addition to USART, it is possible to use USB DFU/I<sup>2</sup>C/SPI/CAN bootloader interface. (Only I<sup>2</sup>C and USART is available on STM32C0 series devices.)
- Command-line interface for automation through scripting



## 7.4 STM32C0 hardware available

The STM32 inherits the board methodology developed for the STM8L/S series and STM32 series devices. There are two board families that help to learn on the product, and to develop first prototypes quickly.

1. Nucleo 64 boards:

These are the mainstream boards. They allow the user to learn about and evaluate the STM32C0 features. They use a simple PCB that is common to all Nucleo 64 boards. This board includes an STLINK device for chip debugging, and provides an Rx-Tx link between the computer and the MCU. Moreover, to help the user to do a quick prototyping, the Nucleo board usually embeds:

- Two buttons: one user button and a reset button
- Two LEDs: the user LED and the power-up LED

Furthermore, the NUCLEO-C071RB and NUCLEO-C092RE offer added functionality such as:

- An additional button and an extra LED
- A USB Type-C<sup>®</sup> connector for the full-speed USB peripheral embedded inside the STM32C071 device
- An FDCAN PHY for the FDCAN peripheral embedded inside the STM32C092 device

It is also possible to use some add-ons that are compatible with the ARDUINO<sup>®</sup> Uno and the ST morpho connector.

2. Discovery boards:

The discovery boards are cheaper than the Nucleo boards. They are relatively simple pieces of hardware, to test the key features of the product.

There are three add-on connectors: STMod+, DIP28 ARDUINO<sup>®</sup> compatible pinout, and a Bluetooth<sup>®</sup> connector. However, it is necessary to add an STLINK (for example the MB1762A board).

# **Revision history**

Date	Version	Changes
12-Apr-2022	1	Initial release.
19-Sep-2022	2	<ul> <li>Updated:</li> <li>Section 4: Boot mode selection, Section 5.2: System architecture, Section 5.7.1: Clocks, Section 5.10: GPIO interface, Section 5.16: Timers, Section 6: Getting started with STM32C0Cube, Section 6.2: Migration, Section 7.1: Compilers Cosmic, IAR<sup>™</sup> for the STM8L/S series versus Keil<sup>®</sup> IAR<sup>™</sup>, and STM32CubeIDE for the STM32 series</li> <li>Table 5, Table 8, Table 17, Table 20, Table 23. Flash memory, Table 26. Timers available in STM32C0 series MCUs, Table 27. ADC differences between STM32C0 series and STM8L/S series</li> <li>Added: Section 5.7.1: Clocks, Section 5.19: Independent watchdog (IWDG),</li> </ul>
		Section 5.20: System window watchdog (WWDG), Section 5.21: Option and engineering bytes, Section 7.3: STVP and FLASHER-STM8 versus STM32CubeProgrammer
11-Jan-2023	3	<ul> <li>Updated:</li> <li>Programming part</li> <li>Figure 10. Consumption mode and timeline behavior</li> <li>Figure 8. Clamping diodes protection</li> <li>Generated a public version of the document.</li> <li>Updated the title and information about the STM8 series (STM8L/S series).</li> </ul>
24-Jun-2024	4	<ul> <li>Updated:</li> <li>Document title</li> <li>Table 1. Additional I/Os for STM32C0 vs STM8</li> <li>Table 2. Package type</li> <li>Figure 1. Flash memory size versus pin count</li> <li>Figure 2. Sales type help selection</li> <li>Figure 5. Register name sharing</li> <li>Table 4. Peripheral summary of STM32C0 series and STM8S and STM8L series</li> <li>Table 8. Power control peripheral</li> <li>Table 11. RCC peripheral STM32C0 series versus STM8S/L series</li> <li>Table 17. DMA peripheral</li> <li>Table 25. SRAM density, STM32C0 series versus STM8L/S series</li> <li>Table 26. Timers available in STM32C0 series MCUs</li> <li>Table 27. ADC differences between STM32C0 series and STM8L/S series</li> <li>"Nucleo 64 boards" in Section 7.4: STM32C0 hardware available</li> <li>Added:</li> <li>Section 5.22: Controller area network (CAN)</li> <li>Section 5.23: USB FS</li> </ul>

## Table 36. Document revision history



# Contents

1	Gene	ral information	2		
2	STM3	32C0 series overview	3		
3 Hardware migration					
	3.1	Pinout compatibility	1		
	3.2	Sales type selection	5		
	3.3	Pinout migration	7		
4	Boot	mode selection	•		
5	Perip	heral migration	)		
	5.1	STM32 product cross-compatibility	)		
	5.2	System architecture	2		
	5.3	Code density and CoreMark <sup>®</sup>	2		
	5.4	Debug	3		
	5.5	Power control peripheral			
	5.6	Power consumption mode	1		
	5.7	Reset and clock controller (RCC) interface	7		
		5.7.1 Clocks	7		
		5.7.2 Reset	7		
	5.8	Nested vectored interrupt controller (NVIC)18	3		
	5.9	DMA	)		
	5.10	GPIO interface	)		
	5.11	RTC	2		
	5.12	USART	2		
	5.13	I <sup>2</sup> C	3		
	5.14	Flash memory	3		
	5.15	SRAM	ŧ		
	5.16	Timers	5		
	5.17	ADC	3		
	5.18	SPI/I <sup>2</sup> S	3		
	5.19	Independent watchdog (IWDG)27	7		
	5.20	System window watchdog (WWDG)27	7		
	5.21	Option and engineering bytes	7		
	5.22	Controller area network (CAN)	3		
	5.23	USB FS	)		
6	Gettin	ng started with STM32C0Cube30	)		



	6.1	Initialization code from STM32CubeMX	. 30
	6.2	Migration.	. 30
7	Ecos	ystem	.34
	7.1	Compilers Cosmic, $IAR^{TM}$ for the STM8L/S series versus Keil <sup>®</sup> $IAR^{TM}$ , and STM32CubeIDE for the STM32 series	. 34
	7.2	STM8CubeMX versus STM32CubeMX	. 34
	7.3	STVP and FLASHER-STM8 versus STM32CubeProgrammer	. 34
	7.4	STM32C0 hardware available	. 35
Revi	ision h	listory	.36



# List of tables

Table 1.	Additional I/Os for STM32C0 vs STM8	4
Table 2.	Package type	4
Table 3.	Boot mode configuration	
Table 4.	Peripheral summary of STM32C0 series and STM8S and STM8L series.	11
Table 5.	Comparison of CPU core	12
Table 6.	Code density between STM32C0 series and STM8L series	12
Table 7.	CoreMark <sup>®</sup> comparison	13
Table 8.	Power control peripheral.	14
Table 9.	Low-power consumption comparison	15
Table 10.	Wake-up source comparison	16
Table 11.	RCC peripheral STM32C0 series versus STM8S/L series	17
Table 12.	High-speed and low-speed clock internal accuracy comparison	17
Table 13.	Reset source comparison	18
Table 14.	Interrupt features comparison	18
Table 15.	System interrupts comparison	19
Table 16.	Interrupt handler comparison	19
Table 17.	DMA peripheral	
Table 18.	GPIO differences between STM32C0 series and STM8L/S series	
Table 19.	GPIO input voltage comparison	
Table 20.	RTC peripheral	
Table 21.	USART peripheral	22
Table 22.	I <sup>2</sup> C configuration	23
Table 23.	Flash memory	23
Table 24.	Flash memory characteristics comparison.	24
Table 25.	SRAM density, STM32C0 series versus STM8L/S series	24
Table 26.	Timers available in STM32C0 series MCUs	25
Table 27.	ADC differences between STM32C0 series and STM8L/S series	26
Table 28.	SPI comparison	26
Table 29.	IWDG comparison	
Table 30.	WWDG comparison	
Table 31.	Option bytes comparison	
Table 32.	FDCAN/beCAN comparison	
Table 33.	Main differences between FDCAN and beCAN	
Table 34.	Abstraction-level programming	
Table 35.	Use case ADC code comparison	
Table 36.	Document revision history	36



# List of figures

Figure 1.	Flash memory size versus pin count	5
Figure 2.	Sales type help selection	6
Figure 3.	TSSOP20 GPIO comparison	7
Figure 4.	LQFP48 GPIO comparison.	8
Figure 5.	Register name sharing	0
Figure 6.	Block diagram of STM32C0 MCU and Cortex <sup>®</sup> -M0 +-level debug support	3
Figure 7.	STM32C0 versus STM8 dynamic consumption	5
Figure 8.	Clamping diodes protection	1
Figure 9.	Example code diagram	2
Figure 10.	Consumption mode and timeline behavior	3

#### IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved