



Getting started with STM32U3 MCU hardware development

Introduction

This application note is intended for system designers who require a hardware implementation overview of the development board features: power supply, clock management, reset control, boot mode settings, and debug management.

It details how to use the STM32U3 series microcontrollers (named STM32U3) and describes the minimum hardware resources required to develop an application using these MCUs.

This document also includes detailed reference design schematics with the description of the main components, interfaces, and modes.

1 General information

This document applies to the STM32U3 series Arm® Cortex®-M33 core-based microcontrollers.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



Reference documents

- [1] Reference manual *STM32U3 series Arm®-based 32-bit MCUs* (RM0487)
- [2] Application note *STM32 microcontroller system memory boot mode* (AN2606)
- [3] Application note *Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs* (AN2867)
- [4] Application note *STM32 MCUs secure firmware install (SFI) overview* (AN4992)
- [5] Application note *ESD protection of STM32 MCUs and MPUs* (AN5612)

2 Power supply management

2.1 Power supplies

The devices require a 1.71 V to 3.6 V V_{DD} operating voltage supply. Several independent supplies can be provided for specific peripherals. Those supplies must not be provided without a valid operating supply on the VDD pin:

The independent supplies listed below, can be provided for specific peripherals:

- **V_{DD}** = 1.71 V to 3.6 V (functionality guaranteed down to VBOR minimum value)
 V_{DD} is the external power supply for the I/Os, the internal regulator, and the system analog such as reset, power management, and internal clocks. V_{DD} is provided externally through the VDD pins.
- **V_{DDA}** = 1.58 V (COMPs) / 1.6 V (DACs, OPAMP) / 1.62 (ADCs) / 1.8 V (VREFBUF) to 3.6 V
 V_{DDA} is the external-analog power supply for A/D converters, D/A converters, voltage reference buffer, operational amplifiers, and comparators. The V_{DDA} voltage level is independent from the V_{DD} voltage and must be connected to V_{DD} when these peripherals are not used.
- **V_{DDSMPS}** = 1.71 V to 3.6 V
 V_{DDSMPS} is the external power supply for the SMPS step-down converter. It is provided externally through the VDDSMPS supply pin, and must be connected to the same supply as VDD pin when the SMPS is used in the application. When the SMPS is not used, it is recommended to connect both V_{DDSMPS} and V_{LXSMPS} to GND.
- **V_{LXSMPS}**
The VLXSMPS pin is the switched SMPS step-down converter output.

Note: The SMPS output cannot be used to power external components.

- **V_{DD11}**
 V_{DD11} is a digital core supply provided through the internal SMPS step-down converter VLXSMPS pin. VDD11 pins (one to two per package) are present only on packages with internal SMPS, connected to about a total of 4.7 μ F (typical) external capacitance.
- **V_{CAP}**
 V_{CAP} is the digital core supply from the internal LDO regulator. VCAP pin is present only on packages with LDO only (without SMPS), connected to a total of 4.7 μ F (typical) external capacitance.

Note:

- The SMPS power supply pins (V_{LXSMPS} , V_{DD11} , V_{DDSMPS} , V_{SSSMPS}) are available only on packages with SMPS. In such packages, the STM32U3 devices embed two regulators, one LDO and one SMPS in parallel, to provide the V_{CORE} supply to digital peripherals. A 4.7 μ F total external capacitor and a 2.2 μ H coil are required on VDD11 pins.
- The flash memory is supplied by V_{CORE} and V_{DD} .

- **V_{DDUSB}** = 3.0 V to 3.6 V
 V_{DDUSB} is the external-independent power supply for USB transceivers. The V_{DDUSB} voltage level is independent from the V_{DD} voltage. The VDDUSB pin must preferably be connected to the V_{DD} voltage supply when the USB is not used.

Note: In case the VDDUSB pin is left at high impedance or is tied to VSS, the maximum input voltage that can be applied on the I/Os with "_u" I/O structure, is reduced (refer to device datasheet for more details).

- **V_{DDIO2}** = 1.08 V to 3.6 V
 V_{DDIO2} is the external power supply for 14 I/Os (port G[15:2]). The V_{DDIO2} voltage level is independent from the V_{DD} voltage, and must preferably be connected to V_{DD} when PG[15:2] is not used.


Note: On small packages, V_{DDA} , V_{DDIO2} , or V_{DDUSB} independent power supplies may not be present as a dedicated pin, and are internally bonded to a VDD pin. They are neither present when the related features are not supported on the product.

- **V_{BAT}** = 1.65 V to 3.6 V
 V_{BAT} is the power supply when V_{DD} is not present (through power switch) for RTC, TAMP, external clock 32 kHz oscillator, and backup registers.


- V_{REF-}, V_{REF+}**
 V_{REF+} is the input reference voltage for ADCs and DACs. It is also the output of the internal voltage reference buffer (VREFBUF) when enabled. The VREF+ pin can be grounded when ADC and DAC are not active.
 The internal voltage reference buffer supports four output voltages that are configured with the VRS[2:0] field in VREFBUF_CSR register:
 - V_{REF+} around 1.5 V. This requires V_{DDA} ≥ 1.8 V.
 - V_{REF+} around 1.8 V. This requires V_{DDA} ≥ 2.1 V.
 - V_{REF+} around 2.048 V. This requires V_{DDA} ≥ 2.4 V.
 - V_{REF+} around 2.5 V. This requires V_{DDA} ≥ 2.8 V.
 VREF- and VREF+ pins are not available on all packages. When not available, they are bonded to VSSA and VDDA pins, respectively.
 When the VREF+ pin is double-bonded to VDDA in a package, the internal VREFBUF is not available, and must be kept disabled.
 VREF- must always be equal to VSSA.

The following figures present an overview of the STM32U3 devices power supply, depending on the SMPS presence.

Figure 1. STM32U375xx and STM32U385xx power supply overview (without SMPS)



DT73835V1

Figure 2. STM32U375xxxQ and STM32U385xxxQ power supply overview (with SMPS)


DT73836V1

In devices without SMPS, the V_{DD} supply source feeds the I/Os and system analog peripherals such as reset block. The V_{CORE} power supply for digital peripherals and memories is generated from the LDO.

Note: *If the selected package has the SMPS step-down converter option but the SMPS is not used by the application (and the embedded LDO is used instead), the SMPS power supply pins must be set as follows:*

- $VDDSMPS$ and $VLXSMPS$ connected to VSS
- $VDD11$ pins connected to VSS through one $4.7\ \mu F$ to two $2.2\ \mu F$ capacitors as in normal mode

2.1.1 Independent analog peripherals supply

To improve ADC and DAC conversion accuracy and to extend the supply flexibility, the analog peripherals have an independent power supply that can be separately filtered and shielded from noise on the PCB.

The voltage supply input of the analog peripherals is available on a separate $VDDA$ pin. An isolated supply ground connection is provided on $VSSA$ pin.

The $VDDA$ supply voltage can be different from V_{DD} . After reset, the analog peripherals supplied by $VDDA$ are logically and electrically isolated and therefore are not available. The isolation must be removed before using these peripherals, by setting the ASV bit in PWR_SVMCR , once the $VDDA$ supply is present.

The $VDDA$ supply can be monitored by analog voltage monitors (AVM), and compared with two thresholds ($1.6\ V$ for AVM1 or $1.8\ V$ for AVM2). For more details, refer to the device datasheet and section *Peripheral voltage monitoring (PVM)* of document [1].

When a single supply is used, the $VDDA$ pin can be externally connected to the same V_{DD} supply, through an external filtering circuit, to ensure a noise-free V_{DD} reference voltage.

ADC and DAC reference voltage

To ensure a better accuracy on low-voltage inputs and outputs, the user can connect to VREF+ pin, a separate reference voltage lower than V_{DDA} .

V_{REF+} is the highest voltage, represented by the full-scale value, for an analog input (ADC) or output (DAC) signal. V_{REF+} can be provided either by an external reference or by the VREFBUF that can output a configurable voltage: 1.5, 1.8, 2.048 or 2.5 V. The VREFBUF can also provide the voltage to external components through the VREF+ pin.

For further information, refer to the device datasheet and section *Voltage reference buffer (VREFBUF)* of document [1].

2.1.2 Independent I/O supply rail

Some I/Os from port G (PG[15:2]) are supplied from a separate supply rail. The power supply for this rail can range from 1.08 V to 3.6 V, and is provided externally through the VDDIO2 pin. The V_{DDIO2} voltage level is completely independent from V_{DD} or V_{DDA} .

The VDDIO2 pin is available only for some packages (refer to the pinout details in the datasheet for the I/O list).

After reset, the I/Os supplied by V_{DDIO2} are logically and electrically isolated and are therefore not available.

The isolation must be removed before using any I/O from PG[15:2], by setting the IO2SV bit in PWR_SVMR, once the V_{DDIO2} supply is present.

The V_{DDIO2} supply is monitored by the V_{DDIO2} voltage monitoring (IO2VM) and compared with the internal reference voltage ($3/4 V_{REFINT}$, around 0.9 V).

For more details, refer to the device datasheet and section *Peripheral voltage monitoring (PVM)* of document [1].

2.1.3 Independent USB transceiver supply

The USB transceivers are supplied from a separate V_{DDUSB} power supply. V_{DDUSB} range is from 3.0 V to 3.6 V and is completely independent from V_{DD} or V_{DDA} .

After reset, the USB features supplied by V_{DDUSB} are logically and electrically isolated, and are therefore not available. The isolation must be removed before using the USB peripheral, by setting the USV bit in the PWR_SVMR register, once the V_{DDUSB} supply is present.

The V_{DDUSB} supply is monitored by the USB voltage monitoring (UVM) and compared with the internal reference voltage (V_{REFINT} , around 1.2 V). For more details, refer to the device datasheet and section *Peripheral voltage monitoring (PVM)* of document [1].

2.1.4 Battery backup domain

To retain the content of the backup registers and supply the RTC when V_{DD} is turned off, the VBAT pin can be connected to an optional backup voltage, supplied by a battery or by another source.

The VBAT pin powers RTC, TAMP, LSE oscillator, and PC13 to PC15 I/Os. That allows the RTC to operate even when the main power supply is turned off.

The switch to the V_{BAT} supply is controlled by the power-down reset embedded in the reset block.

Caution:

- During $t_{RSTTEMPO}$ (at V_{DD} start-up) or after a PDR (power-down reset) detection, the power switch between V_{BAT} and V_{DD} remains connected to the VBAT pin.
- During the start-up phase, if V_{DD} is established in less than $t_{RSTTEMPO}$ (refer to the datasheet for $t_{RSTTEMPO}$ value), and $V_{DD} > V_{BAT} + 0.6$ V, a current may be injected into the VBAT pin through an internal diode connected between the VDD pin and the power switch (VBAT). If the power supply/battery connected to the VBAT pin cannot support this current injection, it is strongly recommended to connect an external low-drop diode between this power supply and the VBAT pin.

If no external battery is used in the application, it is recommended to connect the VBAT pin externally to V_{DD} with a 100 nF external ceramic decoupling capacitor.

When the backup domain is supplied by V_{DD} (analog switch connected to the VDD pin), the following pins are available:

- PC13, PC14, and PC15 that can be used as GPIO pins
- PC13, PC14, and PC15 that can be configured by RTC or LSE (refer to the RTC section of the document [1])
- The pins listed below are configured by TAMP as tamper pins:
 - PE6 (TAMP_IN3)
 - PC13 (TAMP_IN1)
 - PA0 (TAMP_IN2)
 - PA1 (TAMP_IN5)
 - PC5 (TAMP_IN4)

Note:

- *Because the power switch can transfer only a limited amount of current (3 mA), the use of PC13 to PC15 I/Os in output mode is restricted: the speed must be limited to 2 MHz with a maximum load of 30 pF. These I/Os must not be used as current source (for example to drive an LED).*
- *The speed of the PC13 pin is always limited to 2 MHz, under V_{DD} or under V_{BAT} .*

Backup domain access

After a system reset, the backup domain (RCC_BDCR, RTC, TAMP and backup registers) is protected against possible unwanted write accesses. To enable access to the backup domain, proceed as follows:

1. Enable the power interface clock by setting the PWREN bit RCC_AHB1ENR2.
2. Set the DBP bit in PWR_DBPR to enable access to the backup domain.

V_{BAT} battery charging

When V_{DD} is present, the external battery can be charged on V_{BAT} through an internal resistance, 5 k Ω , or 1.5 k Ω , depending on the VBRS bit in PWR_BDCR.

The battery charging is enabled by setting the VBE bit in PWR_BDCR. It is automatically disabled in VBAT mode.

2.1.5

Voltage regulator

The STM32U3 devices embed the following internal regulators in parallel to provide the V_{CORE} supply for digital peripherals, SRAM1/2, and embedded flash memory:

- SMPS step-down converter
- LDO (linear voltage regulator)

They can be selected when the application runs, depending on the application requirements. The SMPS allows the power consumption to be reduced. However, the noise generated by the SMPS may impact some peripheral behaviors, requiring the application to switch to LDO when running the peripheral to reach the best performances.

Except for Standby circuitries and the backup domain, LDO or SMPS can be used in all voltage scaling ranges (range 1/2), in all Stop modes (Stop 0/1/2/3), and in Standby mode with SRAM2. Refer to the *Low-power mode summary* table in document [1].

The STM32U3 devices without SMPS embed only the LDO regulator that controls all voltage-scaling ranges and power modes.

Dynamic voltage scaling management

Both LDO and SMPS regulators can provide four different voltages (voltage scaling) and can operate in all Stop modes. Both regulators can also operate in the following ranges:

- **Range 1 (0.9 V, 96 MHz)**, high performance: provides a typical output voltage at 0.9 V. It is used when the system clock frequency is up to 96 MHz.
- **Range 2 (0.75 V, 48 MHz)**, low-power: provides a typical output voltage at 0.75 V. It is used when the system clock frequency is up to 48 MHz.

Voltage scaling is selected through the R1EN and R2EN bit fields in PWR_VOSR.

Note:

Program, erase, and option change operations are only allowed in Range 1. An error is reported when those operations are launched in Range 2.

Caution: *The EPOD (embedded power distribution) booster must be enabled and ready before increasing the system clock frequency above 24 MHz in Range 1 and Range 2 (refer to document [1] for sequences to switch between voltage scaling ranges).*

2.1.6 Power supply for I/O analog switches

Some I/Os embed analog switches for both analog peripherals (ADCs, COMPs, DACs) and TSC (touch sensing controller) functions. These switches are by default supplied by V_{DDA} . However, they can be supplied by a V_{DDA} voltage booster or by V_{DD} , depending on the configuration of ANASWVDD and BOOSTEN bits in SYSCFG_CFGR1.

It is recommended to supply the I/O switches with the highest voltage value between V_{DDA} , V_{DDA} booster, and V_{DD} .

Note: *If possible, select V_{DDA} or V_{DDA} booster rather than V_{DD} , as they are often less noisy.*

The analog switches for TSC function are supplied by V_{DD} .

2.2 Power supply schemes


The device is powered by a stabilized V_{DD} power supply as described below:

- **VDD pins** must be connected to V_{DD} with external decoupling capacitors: a 10 μ F (typical value, 4.7 μ F minimum) single tantalum or ceramic capacitor for the package, and a 100 nF ceramic capacitor for each VDD pin.
- **VDD11 pins** are present only on packages with SMPS. The SMPS step-down converter requires a 2.2 μ H (typical) external ceramic coil connected between VLXSMPS and VDD11 pins. In addition, one 4.7 μ F capacitor on packages with one VDD11 pin, or two 2.2 μ F capacitors on packages with two VDD11 pins are connected to the VSSSMPS pin. In addition, a 100 nF ceramic capacitor must be connected between each VDD11 pin and the ground.
- The **VCAP pin** is present only on standard packages (without SMPS). It requires a 4.7 μ F (typical) external decoupling capacitor connected to V_{SS} .
- The **VDDA pin** must be connected to two external decoupling capacitors: 100 nF ceramic and 1 μ F tantalum or ceramic.
- **VDDIO2 pins** must be connected to an external decoupling capacitor of 4.7 μ F, tantalum or ceramic. In addition, each VDDIO2 pin requires an external 100 nF ceramic capacitor.
- VDDUSB pin must be connected to an external 100 nF ceramic capacitor.
- The **VREF+ pin** can be provided by an external voltage reference. In this case, an external 100 nF + 1 μ F tantalum or ceramic capacitor must be connected on this pin. It can also be provided internally by the VREFBUF. In this case, an external 100 nF + 1 μ F (typical) capacitor must be connected on this pin.
- The **VBAT pin** can be connected to an external battery to preserve the content of the backup domain:
 - When VDD is present, the external battery can be charged on VBAT through a 5 k Ω or 1.5 k Ω internal resistor. In this case, the user can insert a capacitor according to the expected discharging time (1 μ F is recommended).
 - If no external battery is used in the application, it is recommended to connect the VBAT pin to V_{DD} with a 100 nF external ceramic decoupling capacitor.
- The **VDDUSB pin** when present in a package can be connected to a ceramic capacitor of 100 nF.

The figures below details the power supply schemes for packages with and without SMPS.

Figure 3. Power supply scheme for STM32U375/385xxxQ (with SMPS)



Figure 4. Power supply scheme for STM32U375/385xx (without SMPS)


DTT73830V1

Note:

- SMPS and LDO regulators provide, in a concurrent way, the V_{CORE} supply depending on application requirements. However, only one of them is active at the same time. When SMPS is active, it feeds the V_{CORE} on the two VDD11 pins provided through the SMPS VLXSMPS output pin. A 2.2 μ H coil and a 4.7 μ F capacitor on packages with one VDD11 pin, or two 2.2 μ F capacitors on packages with two VDD11 pins are then required. When LDO is active, it provides the V_{CORE} and regulates it using the same decoupling capacitors on VDD11 pins.
- It is recommended to add a decoupling capacitor of 100 nF near each VDD11 pin/ball, but it is not mandatory.

2.3 Power supply sequence between V_{DDA} , V_{DDUSB} , V_{DDIO2} , and V_{DD}

2.3.1 Power supply isolation

The devices feature a powerful reset system that ensures the main power supply (V_{DD}) has reached a valid operating range before releasing the MCU reset.

This reset system is also in charge of isolating the independent power domains: V_{DDA} , V_{DDUSB} , V_{DDIO2} , and V_{DD} . This reset system is supplied by V_{DD} and is not functional before V_{DD} reaches a minimal voltage (1 V in worse-case conditions).


To avoid leakage currents between the available supplies and V_{DD} (or ground), V_{DD} must be provided first to the MCU, and then released with tolerance during power down (see [Particular conditions during the power-down phase](#)).

2.3.2 General requirements

During power-up and power-down phases, the following power sequence requirements must be respected:

- When V_{DD} is below 1 V, other power supplies (V_{DDA} , V_{DDIO2} , and V_{DDUSB}) must remain below $V_{DD} + 300$ mV.
- When V_{DD} is above 1 V, all power supplies are independent.

Figure 5. Power-up/power-down sequence



(1) V_{DDX} refers to any power supply among V_{DDA} , V_{DDUSB} , and V_{DDIO2} .

Note: V_{BAT} is an independent supply and has no constraint versus V_{DD} . All power supply rails can be tied together.

2.3.3 Particular conditions during the power-down phase

During the power-down phase, V_{DD} can temporarily become lower than other supplies only if the energy provided to the MCU remains below 1 mJ. This allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase (see [Figure 5](#)). V_{DDX} (V_{DDA} , V_{DDIO2} , or V_{DDUSB}) power rails must be switched off before V_{DD} .

Note: During the power-down transient phase, V_{DDX} can remain temporarily above V_{DD} (see [Figure 5](#)).

Example of computation of the energy provided to the MCU during the power-down phase

If the sum of decoupling capacitors on V_{DDX} is 10 μF and V_{DD} drops below 1 V while V_{DDX} is still at 3.3 V, the energy remaining in the decoupling capacitors is:

$$E = \frac{1}{2} C \times V^2 = \frac{1}{2} \times 10^{-5} \times 3.3^2 = 0.05 \text{ mJ}$$

The energy remaining in the decoupling capacitors is below 1 mJ, so it is acceptable for the MCU to absorb it.

2.4 Reset and power-supply supervisor

2.4.1 Brownout reset (BOR)


The devices have a brownout reset (BOR) circuitry. The BOR is active in all power modes except Shutdown mode, and cannot be disabled. The BOR monitors the backup domain supply voltage that is V_{DD} when present, V_{BAT} otherwise.

Five BOR thresholds can be selected through option bytes.

During power-on, the BOR keeps the device under reset until the supply voltage V_{DD} reaches the specified V_{BORx} threshold. When V_{DD} drops below the selected threshold, a device reset is generated. When V_{DD} is above the V_{BORx} upper limit, the device reset is released, and the system can start.

For more details on the brownout reset thresholds, refer to the electrical characteristics section in the datasheet.

Figure 6. Brownout reset waveform



DT3144V1

Note: The reset temporization $t_{RSTTEMPO}$ is present only for the BOR lowest threshold (V_{BOR0}).

2.4.2 System reset

A system reset sets all registers to their reset values except the reset flags in RCC_CSR and the registers in the backup domain.

A system reset is generated when one of the following events occurs (refer to document [1] for more details):


- a low level on the NRST pin (external reset)
- a window watchdog event (WWDG reset)
- an independent watchdog event (IWDG reset)
- a software reset
- a low-power mode security reset
- an option-byte loader reset
- a brownout reset

These sources act on the NRST pin that is always kept low during the delay phase. The reset service routine vector is selected via the boot option bytes.

The system reset signal provided to the device is output on the NRST pin. The pulse generator guarantees a minimum reset pulse duration of 20 μ s for each internal reset source. In case of an external reset, the reset pulse is generated while the NRST pin is asserted low.

In case of an internal reset, the internal pull-up RPU is deactivated in order to save the power consumption through the pull-up resistor.

Figure 7. Simplified diagram of the reset circuit



DT40966V1

2.4.3 Backup domain reset

A backup domain reset is generated when one of the following events occurs:

- a software reset, triggered by setting the BDRST bit in RCC_BDCR
- a V_{DD} or V_{BAT} power-on, if both supplies have previously been powered off

A backup domain reset only affects the LSE oscillator, RTC and TAMP, backup registers, the backup SRAM, and RCC_BDCR.

3 Packages

3.1 Package summary

The package selection must consider the constraints that are strongly dependent upon the application.

The list below summarizes the most frequent ones:

- Number of interfaces required: Some interfaces may not be available on some packages. Some interfaces combinations may not be possible on some packages.
- PCB technology constrains: Small pitch and high-ball density may require more PCB layers and higher-class PCB.
- Package height
- PCB available area
- Noise emission or signal integrity of high-speed interfaces
- Smaller packages usually provide better signal integrity. This is further enhanced as small-pitch and high-ball density requires multilayer PCBs that allow better supply/ground distribution.
- Compatibility with other devices

Table 1. Package summary for STM32U3 devices

Package	Size (mm) ⁽¹⁾	Pitch (mm) ⁽²⁾	Height (mm)
LQFP48 SMPS	7 × 7	0.5	1.6
UQFN48 SMPS	7 × 7	0.5	0.55
WLCSP52 SMPS	3.17 × 3.11	0.4	0.58
LQFP64 SMPS	10 × 10	0.5	1.6
UFBGA64 SMPS	5 × 5	0.5	0.6
WLCSP68 SMPS	3.11 × 3.17	0.35	0.58
LQFP100 SMPS	14 × 14	0.5	1.6
UFBGA100 SMPS	7 × 7	0.5	0.6
UQFN32	5 × 5	0.5	0.55
LQFP48	7 × 7	0.5	1.6
UQFN48	7 × 7	0.5	0.55
LQFP64	10 × 10	0.5	1.6
UFBGA64	5 × 5	0.5	0.6
LQFP100	14 × 14	0.5	1.6
UFBGA100	7 × 7	0.5	0.6

1. Body size, excluding pins for LQFP.

2. Maximum value

3.2 Pinout summary

Table 2. Pinout summary for STM32U3

Pin name	packages (with SMPS)								packages (without SMPS)					
	LQFP48 SMPS UQFN48 SMPS	WLCSP52 SMPS	LQFP64 SMPS	UFBGA64 SMPS	WLCSP68 SMPS - G	WLCSP68 SMPS - Q	LQFP100 SMPS	UFBGA100 SMPS	UQFN32	LQFP48 UQFN48	LQFP64	UFBGA64	LQFP100	UFBGA100
Specific I/Os														
PC14-OSC32_IN	X ⁽¹⁾	X	X	X	X	X	X	X	X	X	X	X	X	X
PC15-OSC32_OUT	X	X	X	X	X	X	X	X	X	X	X	X	X	X
PH0-OSC_IN	X	X	X	X	X	X	X	X	_(2)	X	X	X	X	X
PH1-OSC_OUT	X	X	X	X	X	X	X	X	-	X	X	X	X	X
System pins														
NRST	X	X	X	X	X	X	X	X	X	X	X	X	X	X
PH3-BOOT0	X	X	X	X	X	X	X	X	-	X	X	X	X	X
PB7-BOOT0	-	-	-	-	-	-	-	-	X	-	-	-	-	-
Power pins														
VBAT ⁽³⁾	X	X	X	X	X	o	X	X	o	X	X	X	X	X
VDDUSB ⁽⁴⁾	o	X	X	X	X	X	X	X	o	o	X	X	X	X
VSSA ⁽⁵⁾	o	o	o	o	o	o	o	o	-	o	o	o	X	X
VREF-	o	o	o	o	o	o	o	o	-	o	o	o	X	X
VREF+ ⁽⁶⁾	o	o	o	o	o	o	X	X	o	o	o	o	X	X
VDDA	o	o	o	o	o	o	X	X	o	o	o	o	X	X
VDDIO2	-	-	-	-	X	-	-	-	-	-	-	-	-	-
VDD11	X	X	X	X	X	X	X	X	-	-	-	-	-	-
VDDSMPS	X	X	X	X	X	X	X	X	-	-	-	-	-	-
VSSSMPS	X	X	X	X	X	X	X	X	-	-	-	-	-	-
VLXSMPS	X	X	X	X	X	X	X	X	-	-	-	-	-	-
VCAP	-	-	-	-	-	-	-	-	X	X	X	X	X	X
Number of VDD	3	4	3	4	4	4	5	5	2	3	3	3	5	5
Number of VSS	3	4	4	3	6	4	5	5	2	3	4	4	5	5

1. 'X' means that the pin is present.
2. '-' means that the pin is absent.
3. 'o' means that VBAT is internally connected to VDD.
4. 'o' means that VDD and VDDUSB are internally connected and available on a single pin.
5. 'o' means that VSSA and VREF- are internally connected and available on a single pin, '-' means that VSSA and VREF- are internally connected to GND.
6. 'o' means that VDDA and VREF+ are internally connected and available on a single pin.

Caution: *STM32U3 packages with and without SMPS are not compatible for almost all power supply pins of [Table 2](#).
Example: The pin number 32 on LQFP64 SMPS package is VSS, while on LQFP64 without SMPS it is VDD. It means that the system is short-circuited when a legacy package is mounted on an SMPS socket.*

4 Clocks

The following clock sources can be used to drive the system clock (SYSCLK):

- HSI16: high-speed internal 16 MHz RC oscillator clock
- MSIS: multi-speed internal RC oscillator clock, from 3 to 96 MHz
- HSE: high-speed external crystal or clock, from 4 to 50 MHz
- Accurate MSIS in PLL-mode from 3 to 96 MHz with input from 32.768 kHz, 16 MHz, or 32 MHz crystal oscillator.

The MSIS is used as system clock source after start-up from reset, configured at 12 MHz.

The devices have the following additional clock sources:

- MSIK: multi-speed internal RC oscillator clock used for peripheral kernel clocks, from 3 to 96 MHz
- LSI: 32 kHz/250 Hz low-speed internal RC that drives the independent watchdog and optionally the RTC used for auto-wake-up from Stop and Standby modes
- LSE: 32.768 kHz low-speed external crystal or clock that optionally drives the real-time clock (rtc_ck)
- HSI48: internal 48 MHz RC that potentially drives the USB, the SDMMC and the RNG

Each clock source can be switched on or off independently when it is not used, to optimize power consumption.

Several pre-scalers can be used to configure the AHB and the APB frequencies domains with a maximum frequency of 96 MHz.



4.1 HSE clock

The high-speed external clock signal (HSE) can be generated from the following clock sources:

- HSE external crystal/ceramic resonator
- HSE user external clock that feeds OSC_IN pin

The resonator and the load capacitors must be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.

Table 3. HSE/LSE clock sources

Clock source	Hardware configuration
External clock	
Crystal/ceramic resonators	 <p>CL1 and CL2 values depend on the quartz. Refer to document [3] for more details.</p>

4.1.1

4.1.2 External source (HSE bypass)

In this mode, an external clock source must be provided. This mode is selected by setting the HSEBYP and HSEON bits in the RCC_CR. The external clock signal with ca. 40-60 % duty cycle depending on the frequency (refer to the datasheet) must drive the OSC_IN pin while the OSC_OUT pin can be used as a GPIO (see [Table 3](#)). The bypass mode is optimized for square input signals when HSEEXT = 1. If the input is a sine wave or triangle signal, HSEEXT must be kept at 0 (analog bypass mode).

Note: For details on pin availability, refer to the pinout section of the datasheet.

4.2 HSI16 clock

The HSI16 clock signal is generated from an internal 16 MHz RC oscillator. The HSI16 RC oscillator provides a clock source at low cost (no external components). It also has a faster start-up time than the HSE crystal oscillator. However, even with calibration, the frequency is less accurate than an external crystal oscillator or ceramic resonator.

4.3 MSI (MSIS and MSIK) clocks

The MSI is made of two internal RC oscillators: MSIRC0 at 96 MHz and MSIRC1 at 24 MHz. Each oscillator feeds a prescaler providing a division by 1, 2, 4 or 8. Two output clocks are generated from these divided oscillators: MSIS, that can be selected as system clock, and MSIK, that can be selected by some peripherals as kernel clock.

For each output clock MSIS and MSIK, the oscillator source is selected using respectively MSISSEL and MSIKSEL, and the division factor is selected using respectively MSISDIV[1:0] and MSIKDIV[1:0] in RCC_ICSCR1. A total of six different frequencies are available, generated from the two internal RCs, ranging from 3 to 96 MHz. 24 MHz and 12 MHz can be generated from both RCs. In case no higher frequency is needed in the application, it is recommended to select MSIRC1 to get lower consumption. In case 48 MHz or 96 MHz frequency is also needed in addition to 24 or 12 MHz, it is recommended to select MSIRC0 and generate both frequencies from the same oscillator rather than using both RCs, in order to save additional RC consumption.

The MSI oscillator has the advantage of providing a low-cost (no external components) low-power clock source. In addition, when used in PLL-mode with the LSE or HSE, the MSI provides a very accurate clock source that can be used by the USB peripheral.

Hardware autocalibration with LSE or HSE (PLL-mode)

When a 32.768 kHz, a 32 MHz or a 16 MHz external oscillator is present in the application, it is possible to configure MSIS, MSIK or both in a PLL mode. The long-term accuracy of the MSI in PLL-mode is the one of the external oscillators.

Using the MSI in PLL-mode with LSE provides a low-power solution to get an accurate high speed clock.

When MSIRC1 is used in PLL-mode with LSE, the reached frequency can be selected thanks to MSIPLL1N[1:0] bitfield in the RCC_ICSR1. Those additional frequencies are useful for audio applications.

For more details on how to measure the MSI frequency variation, refer to section *Internal/external clock measurement with TIM15/TIM16/TIM17* in the RCC section of the document [\[1\]](#).

4.4 LSE clock

The LSE crystal is a 32.768 kHz low-speed external crystal or ceramic resonator (see [Table 3](#)). It provides a low-power but highly accurate clock source to the RTC (real-time clock) peripheral for clock/calendar or other timing functions.

The crystal oscillator driving strength can be changed at runtime using the LSEDRV[1:0] bits in RCC_BDCR, to obtain the best compromise between robustness and short start-up time on one side, and low-power-consumption on the other side. The LSE drive must be programmed before enabling the LSE.

External source (LSE bypass)

In this mode, an external clock source must be provided. This mode is selected by setting the LSEBYP and LSEON bits in the RCC_BDCR. The external clock signal (square, sinus, or triangle) with ~50 % duty cycle, must drive the OSC32_IN pin while the OSC32_OUT pin can be used as GPIO (see [Table 3](#)).

5 Boot configuration

5.1 Boot mode selection

At start-up, nBOOT0 and nSWBOOT0 option bits of the FLASH_OPTR register, and ADD[24:0] option bytes of the FLASH_BOOT0R, FLASH_BOOT1R or FLASH_SBOOT0R registers are used to select the boot memory address that includes:

- Boot from any address in user flash memory
- Boot from system memory bootloader
- Boot from any address in embedded SRAM
- Boot from RSS (root security services)

The BOOT0 value may come from the PH3-BOOT0 pin (respectively PB7-BOOT0 for some packages) or from an option bit depending on the value of a user option bit to free the GPIO pad if needed.

When TrustZone® is disabled by resetting TZEN option bit (TZEN = 0), the boot space is as detailed in the table below.

Table 4. Boot modes when TrustZone® is disabled (TZEN = 0)

nBOOT0	BOOT0 pin	nSWBOOT0	Boot address option-byte selection	Boot area	STMicroelectronics programmed default value
-	0	1	ADD[24:0] in FLASH_BOOT0R	Nonsecure boot base address 0 defined by user option bytes in FLASH_BOOT0R	Flash: 0x0800 0000
-	1	1	ADD[24:0] in FLASH_BOOT1R	Nonsecure boot base address 1 defined by user option bytes in FLASH_BOOT1R	Bootloader: 0x0BF8 0000
1	-	0	ADD[24:0] in FLASH_BOOT0R	Nonsecure boot base address 0 defined by user option bytes in FLASH_BOOT0R	Flash: 0x0800 0000
0	-	0	ADD[24:0] in FLASH_BOOT1R	Nonsecure boot base address 1 defined by user option bytes in FLASH_BOOT1R	Bootloader: 0x0BF8 0000

When TrustZone® is enabled by setting the TZEN option bit (TZEN = 1), the boot space must be in a secure area. The ADD[24:0] option bytes in FLASH_SBOOT0R register are used to select the boot secure memory address.

A unique boot entry option can be selected by setting the BOOT_LOCK option bit, allowing to boot always at the address selected by ADD0[24:0] option bytes in FLASH_SBOOT0R register. All other boot options are ignored.

The table below details the boot modes when the TrustZone® is enabled.

Table 5. Boot modes when TrustZone® is enabled (TZEN = 1)

BOOT_LOCK	nBOOT0	BOOT0 pin	nSW BOOT0	RSS command	Boot address option-byte selection	Boot area	ST programmed default value
0	-	0	1	0	ADD[24:0] in FLASH_SBOOT0R	Secure boot base address 0 defined by user option bytes FLASH_SBOOT0R	Flash: 0x0C00 0000
	-	1	1	0	N/A	RSS	RSS: 0x0FF8 0000
	1	-	0	0	ADD[24:0] in FLASH_SBOOT0R	Secure boot base address 0 defined by user option bytes FLASH_SBOOT0R	Flash: 0x0C00 0000
	0	-	0	0	N/A	RSS	RSS: 0x0FF8 0000
	-	-	-	≠ 0	N/A	RSS	RSS: 0x0FF8 0000
1	-	-	-	-	ADD[24:0] in FLASH_SBOOT0R	Secure boot base address 0 defined by user option bytes FLASH_SBOOT0R	Flash: 0x0C00 0000

5.2 Embedded bootloader and RSS

The embedded bootloader is located in the system memory and programmed by STMicroelectronics during production. It is used to reprogram the flash memory by using the following serial interfaces:

- **USART:** USART1 on pins PA9/PA10, USART3 on pins PC10/PC11
- **I2C:** I2C1 on pins PB6/PB7, I2C2 on pins PB10/PB11, I2C3 on pins PC0/PC1
- **I3C:** I3C1 on pins PB13/PA1
- **SPI:** SPI1 on pins PA4/PA5/PA6/PA7 for all packages, except WLCSP68-G where SPI1 boot is mapped on PG3/4/5/2, SPI2 on pins PD0/PD1/PD3/PD4, SPI3 on pins PA15/PB3/PB4/PB5
- **FDCAN:** FDCAN1 on pins PB8/PB9
- **USB** in device mode through the DFU (device firmware upgrade) interface, on pins PA11/PA12

For further details on the STM32 bootloader, refer to the document [2].

The RSS (root secure services) are embedded in a flash memory area named secure information block, programmed during STMicroelectronics production.

The RSS enable, for example, the SFI (secure firmware installation) using the RSS extension firmware (RSSe SFI). This feature allows the customers to protect the confidentiality of the firmware to be provisioned into the STM32 device when the production is subcontracted to a third-party.

The RSS are available on all devices, after enabling the TrustZone® through the TZEN option bit. Refer to document [4].


6 Debug management

The serial wire/JTAG debug port (SWJ-DP) is an Arm® standard CoreSight™ debug port.

The host/target interface is the hardware equipment that connects the host to the application board. This interface is made of three components: a hardware debug tool, a serial-wire connector, and a cable connecting the host to the debug tool.

The figure below shows the connection of the host to a development board.

Figure 8. Host-to-board connection



DT67885V1

The Nucleo demonstration board embeds the debug tools (STLINK), so it can be directly connected to the PC with a USB cable.

6.1 SWJ-DP (serial-wire and JTAG debug port)

The SWJ-DP combines:

- a JTAG-DP that provides a 5-pin standard JTAG interface to the AHP-AP port
- an SW-DP that provides a 2-pin (clock + data) interface to the AHP-AP port

In the SWJ-DP, the two JTAG pins of the SW-DP are multiplexed with some of the five JTAG pins of the JTAG-DP.

Caution: *The I/O pins used by SWJ-DP can be reconfigured to other functions by the firmware, but in that case the debugging is no longer possible and the connection is lost.*

6.2 Pinout and debug port pins

The devices are offered in various packages with different numbers of available pins. As a result, some functionality related to the pin availability may differ from one package to another.

6.2.1 SWJ-DP pins

Five pins are used as outputs for the SWJ-DP, as alternate functions of the GPIOs (general-purpose I/Os). These pins, detailed in the table below, are available on all packages.

Table 6. Debug port pin assignment

SWJ-DP pin	JTAG debug port		SW debug port		Pin assignment
	Type	Description	Type	Debug assignment	
JTMS/SWDIO	Input	JTAG test mode selection	Input/Output	Serial-wire data input/output	PA13
JTCK/SWCLK	Input	JTAG test clock	Input	Serial-wire clock	PA14
JTDI	Input	JTAG test data input	-	-	PA15
JTDO/TRACESWO	Output	JTAG test data output	-	TRACESWO if asynchronous trace is enabled	PB3
JNTRST	Input	JTAG test nReset	-	-	PB4

6.2.2 Flexible SWJ-DP pin assignment

After reset (SYSRESETn or PORESETn), all five pins used for the SWJ-DP are assigned as dedicated pins that are immediately usable by the debugger host.

Note: The trace outputs are not assigned except if explicitly programmed by the debugger host.

The table below shows the different possibilities for releasing some pins (refer to document [1] for more details).

Table 7. SWJ-DP I/O pin availability

Available debug ports	SWJ-DP I/O pin assigned				
	PA13 / JTMS/ SWDIO	PA14 / JTCK/ SWCLK	PA15 / JTDI	PB3 / JTDO	PB4/ JNTRST
Full SWJ-DP (JTAG-DP + SW-DP) Reset state	X	X	X	X	X
Full SWJ-DP (JTAG-DP + SW-DP) but without JNTRST	X	X	X	X	-
JTAG-DP disabled and SW-DP enabled	X	X	-		
JTAG-DP disabled and SW-DP disabled	Released				

6.2.3 Internal pull-up and pull-down resistors on JTAG pins

The JTAG input pins must not be floating since they are directly connected to flip-flops that control the debug mode features. Special care must be taken with the SWCLK/TCK pin that is directly connected to the clock of some of these flip-flops.

To avoid any uncontrolled I/O levels, the devices embed the following internal resistors on the JTAG input pins:

- JNTRST: internal pull-up
- JTDI: internal pull-up
- JTMS/SWDIO: internal pull-up
- TCK/SWCLK: internal pull-down

Once the user software releases the JTAG I/O, the GPIO controller takes the control again, and the software can then use these I/Os as standard GPIOs. The reset states of the GPIO control registers put the I/Os in the following equivalent states:


- JNTRST: input pull-up
- JTDI: input pull-up
- JTMS/SWDIO: input pull-up
- JTCK/SWCLK: input pull-down
- JTDO: input floating

Note: The JTAG IEEE standard recommends adding pull-up resistors on TDI, TMS, and nTRST, but there is no special recommendation for TCK. However, for the devices, an integrated pull-down resistor is used for JTCK. Having embedded pull-up and pull-down resistors removes the need to add external resistors.

6.2.4 SWD port connection with standard JTAG connector

The figure below shows the connection between the device and a standard JTAG connector.

Figure 9. JTAG connector implementation



DT73827V1

6.3 Serial-wire debug (SWD) pin assignment

The same SWD pin assignment, detailed in the table below, is available on all packages.

Table 8. SWD port pins

SWD pin	SWD port		Pin assignment
	Type	Debug assignment	
SWDIO	Input/Output	Serial-wire data input/output	PA13
SWCLK	Input	Serial-wire clock	PA14

After reset, the pins used for the SWD are assigned as dedicated pins that can be immediately used by the debugger host.

However, the MCU offers the possibility to disable the SWD, therefore releasing the associated pins for GPIO use.

For more details on how to disable SWD port, refer to section *I/O pin alternate function multiplexer and mapping* of document [1].

6.3.1 Internal pull-up and pull-down on SWD pins

Once the user software releases the SWD I/O, the GPIO controller takes control of it. The reset states of the GPIO control registers put the I/Os in the equivalent states:

- SWDIO: alternate function pull-up
- SWCLK: alternate function pull-down

Having embedded pull-up and pull-down resistors removes the need to add external resistors.

7 Design recommendations

7.1 PCB (printed circuit board)

For technical reasons, it is best to use a multilayer PCB, with a separate layer dedicated to ground (V_{SS}) and another dedicated to the V_{DD} supply.

This provides a good decoupling and a good shielding effect. For many applications, economical reasons prohibit the use of this type of board. In this case, the major requirement is to ensure a good structure for ground and power supply.

7.2 Component position

A preliminary layout of the PCB must separate circuits into different blocks:

- high-current circuits
- low-voltage circuits
- digital component circuits
- circuits separated according to their EMI contribution, in order to reduce noise due to cross-coupling on the PCB

7.3 Ground and power supply

The following rules related to grounding must be respected:

- Ground every block (noisy, low-level sensitive, digital, or others) individually.
- Return all grounds to a single point.
- Avoid loops (or ensure they have a minimum area).

In order to improve analog performance, the user must use separate supply sources for V_{DD} and V_{DDA} , and place the decoupling capacitors as close as possible to the device.

The power supplies (V_{SS} , V_{DD} , V_{SSA} , V_{DDA} , V_{DDUSB} , V_{DDIO2} , or V_{DDSMPS}) must be implemented close to the ground line to minimize the area of the supplies loop. This is because the supply loop acts as an antenna, and acts as the main transmitter and receiver of EMI. All component-free PCB areas must be filled with additional grounding to create a kind of shielding (especially when using single-layer PCBs).

7.4 Decoupling


All power-supply and ground pins must be properly connected to the power supplies. These connections (including pads, tracks, and vias) must have the lowest possible impedance. This is typically achieved with thick track widths and, preferably, the use of dedicated power-supply planes in multilayer PCBs.

In addition, each power supply pair must be decoupled with filtering ceramic capacitors (100 nF) and a tantalum or ceramic capacitor of about 10 μ F, connected in parallel on the device.

Some packages use a common VSS pin for several VDD pins, instead of a pair of power pins (one VSS for each VDD). In that case, the capacitors must be between each VDD pin and the common VSS pin. These capacitors must be placed as close as possible to, or below the appropriate pins on the underside of the PCB. Typical values are 10 to 100 nF, but exact values depend on the application needs.

The figure below shows the typical layout of such a VDD/VSS pin pair.

Figure 10. Typical layout for VDD/VSS pin pair



DT63912V1

7.5 Other signals

When designing an application, the EMC performance can be improved by closely studying the following:

- Signals for which a temporary disturbance affects the running process permanently (it is the case for interrupts and handshaking strobe signals but not the case for LED commands)
For these signals, a surrounding ground trace, shorter lengths, and the absence of noisy and sensitive traces nearby (crosstalk effect) improve EMC performance.
For digital signals, the best possible electrical margin must be reached for the two logical states. Slow Schmitt triggers are recommended to eliminate parasitic states.
- Noisy signals (example: clock)
- Sensitive signals (example: high impedance)

7.6 Unused I/Os and features

All microcontrollers are designed for a variety of applications and often a particular application does not use 100 % of the MCU resources.

To increase the EMC performance and avoid extra power consumption, the unused features of the device must be disabled and disconnected from the clock tree, as follows:

- The unused clock source must be disabled.
- The unused I/Os must not be left floating.
- The unused I/O pins must be configured as analog input by software, and must be connected to a fixed logic level 0 or 1 by an external or internal pull-up or pull-down, or configured as output mode using software.

8 Reference design

8.1 Description

The reference design shown in the following figures is based on an STM32U3 device in LQFP100. This reference design can be tailored to any STM32U3 device with a different package, refer to the pinout/ballout section of the device datasheet.

Clock

Two clock sources are used for the MCU (see [Clocks](#) for more details):

- LSE: X1– 32.768 kHz crystal for the embedded RTC
- HSE: X2– 16 MHz crystal for the MCU

See [Clocks](#) for more details.

Reset

The reset signal is active low in the reference design figures shown in [Design reference for a STM32U3 device \(with and without SMPS\)](#).

The reset sources include:

- the reset button (B1)
- debugging tools via the connector CN1

See [Reset and power-supply supervisor](#) for more details.

Boot mode

The user can add a switch (SW1) to change the boot option.

See [Boot configuration](#) for more details.

Note: When waking up from Standby mode, the BOOT pin is sampled and the user must pay attention to its value.

SWD/JTAG interface

The reference design shows the connection between the STM32U3 device and a standard STDC14 connector respecting the ARM10 pinout (Arm® Cortex® debug connector), available on, for example, STLINK V3 debuggers and programmers. Additionally, it provides two UART signals for the virtual COM port.

See [Debug management](#) for more details.

Note: To allow tools to reset the applications, the RESET pins must be connected.

Power supply

See [Power supply management](#) for more details.

8.2 Design reference for a STM32U3 device (with and without SMPS)

The table below lists the components used for a STM32U3 design reference:


- based on STM32U375/385xxxQ device, with SMPS (see [Figure 11](#))
- including on STM32U3xxx device, without SMPS (see [Figure 12](#))

Table 9. Components of STM32U3 reference design

Reference	Type	Value	Quantity	Comments
B1	Push-button	-	1	-
C1, C2	Ceramic capacitor	6.8 pF	2	Load capacitance for oscillators: the exact value depends on board design (refer to the document [3])
C3, C4		12 μ F	2	Decoupling capacitors C6 used for the internal V _{REFBUF}
C5, C16	Tantalum or ceramic capacitor	10 μ F	2	Bulk capacitors
C6 (x5), C7, C11, C17	Ceramic capacitor	100 nF	8	Decoupling capacitor for power pins
C8	Ceramic capacitor	1 μ F	1	Bulk capacitor for VDDA
C9	Ceramic capacitor	100 nF	1	Decoupling capacitors for VREF+ input sourced externally; in case internal VREFBUF is used instead, only C10 is required
C10	Ceramic capacitor	1 μ F	1	
C12	Ceramic capacitor	1 μ F	1	Decoupling capacitor for VBAT input in case external battery is connected; when connected to VDD, use 100 nF ceramic capacitor instead
C13	Tantalum or ceramic capacitor	4.7 μ F	1	Bulk capacitor connected to VCAP on legacy packages
C14, C15	Tantalum or ceramic capacitor	2.2 μ F	2	Bulk capacitor connected to VDD11 pins on packages with internal SMPS
C18	Ceramic capacitor	100 nF	1	Protection/filtering of the reset button B1
L1	Ceramic coil	2.2 μ H	1	Inductor for internal SMPS
X1	Quartz	32.768 kHz	1	LSE oscillator
X2	Quartz	16 MHz	1	HSE oscillator
R1	Resistor	10 k Ω	1	BOOT0 resistor
R2	Resistor	100 Ω	1	Resistor on debug connector
SW1	Switch	-	1	Used to select boot mode
U1, U2, U3	ESD protection	-	3	ESD protection (6V1) (refer to the document [5])
CN1	STDC14 connector	-	1	Connection to external ST-LINK V3 debugger/ programmer


Caution: A 100 nF capacitor is recommended in addition for each VDD11 or VCAP pin, needed for PSRR (power supply rejection ratio) for example. This capacitor must be connected between the pin and the ground (GND).

Figure 11. STM32U375/385xxxxQ reference design (with SMPS)



DT73831V1

Figure 12. STM32U3xxx reference design (without SMPS)



DT73832V1

9 Recommended PCB routing guidelines

9.1 PCB stack-up


In order to reduce the reflections on high speed signals, it is necessary to match the impedance between the source, sink and transmission lines. The impedance of a signal trace depends on its geometry and its position with respect to any reference planes.

The trace width and spacing between differential pairs for a specific impedance requirement is dependent on the chosen PCB stack-up. As there are limitations in the minimum trace width and spacing which depend on the type of PCB technology and cost requirements, a PCB stack-up needs to be chosen which allows all the required impedances to be realized.

The minimum configuration that can be used is four or six layers stack-up. An eight layers boards may be required for a very dense PCBs that have multiple SDRAM/SRAM/NOR components.


The following stack-ups are intended as examples which can be used as a starting point for helping in a stack-up evaluation and selection. These stack-up configurations are using a GND plane adjacent to the power plane to increase the capacitance and reduce the gap between GND and power plane. So high speed signals on top layer have a solid GND reference plane which helps to reduce the EMC emissions, as going up in number of layers and having a GND reference for each PCB signal layer improve further the radiated EMC performance.

Figure 13. Four layer PCB stack-up example



DT73837V1

Figure 14. Six layer PCB stack-up example



DT73838V1

9.2 Crystal oscillator

Use the application note [4] for further guidance on how to layout and route crystal oscillator circuits.


9.3 Power supply decoupling

An adequate power decoupling for STM32U3 devices is necessary to prevent an excessive power noise and ground bounce noise. Refer to [Section 2.2: Power supply schemes](#) for more details.

The following recommendations shall be followed:

- Place the decoupling capacitors as close as possible to the power and ground pins of the MCU. For BGA packages, it is recommended to place the decoupling capacitors on the other side of the PCB (see Figure 15).
- Add the recommended decoupling capacitors for as many VDD/GND pairs as possible.
- Connect the decoupling capacitor pad to the power and ground plane with a wider, short trace/via. This allows reducing the series inductance, maximizing the current flow and minimizing the transient voltage drops from the power plane which also reduces the possibility of ground bounce.

Figure 15. Decoupling capacitor placement depending on package type



DT73839v1

9.4 High speed signal layout

9.4.1 SDMMC bus interface

Interface connectivity

The SD/SDIO MMC card host interface (SDMMC) provides an interface between the AHB peripheral bus and multi media cards (MMCs), SD memory cards and SDIO cards. The SDMMC interface is a serial data bus interface that consists of a clock (CK), command signal (CMD) and eight data lines (D[0:7]).

Interface signal layout guidelines

- Reference the plane using GND or PWR (if PWR, add 10 nF switching cap between PWR and GND)
- Trace the impedance: $50 \Omega \pm 10\%$
- The skew being introduced into the clock system by unequal trace lengths and loads, minimize the board skew, keep the trace lengths equal between the data and clock.
- The maximum skew between data and clock should be below 250 ps @ 10 mm
- The maximum trace length should be below 120 mm. If the signal trace exceeds this trace-length/speed criterion, then a termination should be used
- The trace capacitance should not exceed 20 pF at 3.3 V and 15 pF at 1.8 V
- The maximum signal trace inductance should be less than 16 nH
- Use the recommended pull-up resistance for CMD and data signals to prevent bus floating.
- The mismatch within data bus, data, and CK or CK and CMD should be below 10 mm.
- Keep the same number of vias between the data signals

Note: The total capacitance of the SD memory card bus is the sum of the bus master capacitance C_{HOST} , the bus capacitance C_{BUS} itself and the capacitance C_{CARD} of each card connected to this line. The total bus capacitance is $C_L = C_{Host} + C_{Bus} + N \cdot C_{Card}$ where the host is an STM32U3 device, bus is all the signals and card is an SD card.

9.4.2 Octal serial peripheral interface (OCTOSPI)

Interface connectivity

The OCTOSPI is a specialized communication interface targeting single, dual, quad or octo-SPI flash memories. The OCTOSPI interface is a serial data bus interface, that consists of a clock (CLK), a chip select signal (nCS), clock to support 1.8V HyperBus protocol (nCLK), line for data strobe/write mask signals to/from the memory (DQS), and eight data lines (IO[0:7]).

Interface signal layout guidelines

- Reference the plane using GND or PWR (if PWR, add 10 nF stitching cap between PWR and GND)
- Trace the impedance: $50 \Omega \pm 10\%$
- The maximum trace length should be below 120 mm. If the signal trace exceeds this trace-length/speed criterion, then a termination should be used
- Avoid using multiple signal layers for the data signal routing.
- Route the clock signal at least 3x of the trace away from other signals. Use as less vias as possible to avoid the impedance change and reflection. Avoid using a serpentine routing.
- Match the trace lengths for the data group within ± 10 mm of each other to diminish skew. Serpentine traces (back and forth traces in an "S" pattern to increase trace length) can be used to match the lengths.
- Avoid using a serpentine routing for the clock signal and as less via(s) as possible for the whole path. A via alters the impedance and adds a reflection to the signal.

9.4.3 Embedded trace macrocell (ETM)

Interface connectivity

The ETM enables the reconstruction of the program execution. The data are traced using the data watchpoint and trace (DWT) component or the instruction trace macrocell (ITM) whereas instructions are traced using the embedded trace macrocell (ETM). The ETM interface is synchronous with the data bus of four lines D[0:3] and the clock signal CLK.

Interface signals layout guidelines

- Reference the plane using GND or PWR (if PWR, add 10 nF stitching cap between PWR and GND)
- Trace the impedance: $50 \Omega \pm 10\%$
- All the data trace should be as short as possible (≤ 25 mm),
- Trace the lines which should run on the same layer with a solid ground plane underneath it without a via.
- Trace the clock which should have only point-to-point connection. Any stubs should be avoided.
- It is strongly recommended also for other (data) lines to be point-to-point only. If any stubs are needed, they should be as short as possible. If longer are required, there should be a possibility to optionally disconnect them (for example, by jumpers).

Revision history

Table 10. Document revision history

Date	Version	Changes
05-Feb-2025	1	Initial release.

Contents

1	General information	2
2	Power supply management	3
2.1	Power supplies	3
2.1.1	Independent analog peripherals supply	5
2.1.2	Independent I/O supply rail	6
2.1.3	Independent USB transceiver supply	6
2.1.4	Battery backup domain	6
2.1.5	Voltage regulator	7
2.1.6	Power supply for I/O analog switches	8
2.2	Power supply schemes	8
2.3	Power supply sequence between V_{DDA} , V_{DDUSB} , V_{DDIO2} , and V_{DD}	10
2.3.1	Power supply isolation	10
2.3.2	General requirements	11
2.3.3	Particular conditions during the power-down phase	11
2.4	Reset and power-supply supervisor	12
2.4.1	Brownout reset (BOR)	12
2.4.2	System reset	12
2.4.3	Backup domain reset	13
3	Packages	14
3.1	Package summary	14
3.2	Pinout summary	15
4	Clocks	17
4.1	HSE clock	17
4.1.1		17
4.1.2	External source (HSE bypass)	18
4.2	HSI16 clock	18
4.3	MSI (MSIS and MSIK) clocks	18
4.4	LSE clock	18
5	Boot configuration	19
5.1	Boot mode selection	19
5.2	Embedded bootloader and RSS	20
6	Debug management	21
6.1	SWJ-DP (serial-wire and JTAG debug port)	21
6.2	Pinout and debug port pins	21
6.2.1	SWJ-DP pins	21

6.2.2	Flexible SWJ-DP pin assignment	22
6.2.3	Internal pull-up and pull-down resistors on JTAG pins	22
6.2.4	SWD port connection with standard JTAG connector	23
6.3	Serial-wire debug (SWD) pin assignment	23
6.3.1	Internal pull-up and pull-down on SWD pins	23
7	Design recommendations	24
7.1	PCB (printed circuit board)	24
7.2	Component position	24
7.3	Ground and power supply	24
7.4	Decoupling	24
7.5	Other signals	25
7.6	Unused I/Os and features	25
8	Reference design	26
8.1	Description	26
8.2	Design reference for a STM32U3 device (with and without SMPS)	27
9	Recommended PCB routing guidelines	30
9.1	PCB stack-up	30
9.2	Crystal oscillator	30
9.3	Power supply decoupling	30
9.4	High speed signal layout	31
9.4.1	SDMMC bus interface	31
9.4.2	Octal serial peripheral interface (OCTOSPI)	32
9.4.3	Embedded trace macrocell (ETM)	32
	Revision history	33
	List of tables	36
	List of figures	37

List of tables

Table 1.	Package summary for STM32U3 devices	14
Table 2.	Pinout summary for STM32U3.	15
Table 3.	HSE/LSE clock sources	17
Table 4.	Boot modes when TrustZone® is disabled (TZEN = 0)	19
Table 5.	Boot modes when TrustZone® is enabled (TZEN = 1).	20
Table 6.	Debug port pin assignment	21
Table 7.	SWJ-DP I/O pin availability	22
Table 8.	SWD port pins.	23
Table 9.	Components of STM32U3 reference design	27
Table 10.	Document revision history	33

List of figures

Figure 1.	STM32U375xx and STM32U385xx power supply overview (without SMPS)	4
Figure 2.	STM32U375xxxxQ and STM32U385xxxxQ power supply overview (with SMPS).	5
Figure 3.	Power supply scheme for STM32U375/385xxxxQ (with SMPS).	9
Figure 4.	Power supply scheme for STM32U375/385xx (without SMPS)	10
Figure 5.	Power-up/power-down sequence	11
Figure 6.	Brownout reset waveform.	12
Figure 7.	Simplified diagram of the reset circuit	13
Figure 8.	Host-to-board connection.	21
Figure 9.	JTAG connector implementation	23
Figure 10.	Typical layout for VDD/VSS pin pair.	25
Figure 11.	STM32U375/385xxxxQ reference design (with SMPS).	28
Figure 12.	STM32U3xxxx reference design (without SMPS)	29
Figure 13.	Four layer PCB stack-up example	30
Figure 14.	Six layer PCB stack-up example	30
Figure 15.	Decoupling capacitor placement depending on package type	31

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved