

L6246

12V VOICE COIL MOTOR DRIVER

- 12V (±10%) OPERATION
- 3A MAXIMUM CURRENT CAPABILITY \blacksquare
- 0.3Ω MAXIMUM ON RESISTANCE OF EACH \blacksquare POWER DMOS AT A JUNCTION TEM-PERATAURE OF 25°C
- CLASS AB POWER AMPLIFIERS
- LOGIC AND POWER SUPPLY MONITOR
- POWER ON RESET
- PARKING FUNCTION WITH SELECTABLE RETRACT VOLTAGE AND DYNAMIC BRAKE BEFORE PARKING
- **ENABLE FUNCTION**
- GATE DRIVER FOR EXTERNAL BLOCKING N-MOSFET
- OVERTEMPERATURE PROTECTION
- OVERTEMPERATURE WARNING OUTPUT
- PQFP44 PACKAGE

DESCRIPTION

The voice coil driver L6246 is a linear power amplifier designed to drive single phase bipolar DC motors for hard disk drive an plications. The device contains a selectable transconductance loop, which allows high precision for head positioning. The power stage is composed of 2 power amplifiers, in AB class, with 4 DMOSs, with Rdson of 0.5Ω (Sink+Source) maximum, in a H-bridge con-

figuration. Drive voltage for the upper DMOS FETs is provided by a charge pump circuit to ensure low Rdson.

Automatic brake and parking of the head actuator is performed by logic or when a failure condition is detected by power supply monitors. An external resistor programs the parking voltage that enables the head retract. In addition, a 5V stable output is provided for the external usage, and a gate driver circuit enables an external power supply isolation N-MOSFET.

This device is built in BCD II technology allowing dense digital circuitry to be combined with high power bipolar power devices and is assembled in PQFP44.

L6246

PIN CONNECTION (Top view)

2/12

ABSOLUTE MAXIMUM RATINGS

THERMAL DATA

(*) Standard board construction: single layer (1S 0P); size 100mm long by 100mm wide.

(**) The board construction includes: a 6 layer board (2S 4P, with power planes ≅80%); size 1. Smm long by 99mm wide; package location
near middle point of lenght and one third of width.

PIN FUNCTIONS

PIN FUNCTIONS (continued)

ELECTRICAL CHARACTERISTICS ($T_j = 25^{\circ}$ C, V od = 5V, Vcc = 12V; unless otherwise specified.)

 \sqrt{M}

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CHARACTERISTICS (continued)

RETRACT TRUTH TABLE

BLOCK DESCRIPTION

POWER AMPLIFIERS

The two power amplifiers are connected in bridge configuration working in AB class.

SENSE AMPLIFIER

This stage senses the voltage drop across the Rsense.

The input stage is supplied by the charge pump voltage to have an high dynamic, while the other sections of the amplifier are supplied by the voltage of 10.5V internally regulated to have an high power supply rejection (this voltage, supplies also the error amplifier, the input amplifier and the operational amplifier which generates the Vcc/2 voltage).

The open loop gain is around 80dB and the bandwith is more than 1MHz.

The voltage gain is fixed internally at 10 V/V.

ERROR AMPLIFIER

This is the stage which compares the input voltage and the sense voltage, generating the control voltage for the power section.

The open loop gain and bandwith of this amplifier are similar to the sense amplifier.

The negative input and the output of the error amplifier are accessible externally in order to have the current loop compensation user configurable.

The dynamic of the output is limited at +/- 2Vbe to have a faster response of the output voltage.

INPUT AMPLIFIER

The inputs and the output pins are externally accessible to have the possibility to configure the transconductance gain of the current control loop selecting the voltage gain of this amplifier.

The open loop gain and bandwith of this amplifier are similar to the sense amplifier.

REFERENCE VOLTAGE GENERATOR

This block generates the two reference voltage **Vcc/2** and +5**VREF**.

The Vcc/2 voltage is used as reference by the current control loop.

The +5VREF is a very stable voltage generator that can be used as reference voltage of an external **DAC**.

POWER SUPPLY MONITOR

This circuit monitors the logic supply (5V) and the power supply (12V) and activates the power on reset output (POR) and the VCM PARK circuit. After both logic and power supply reach their nominal value a timing capacitor (T_CAP) has to be charge before the POR output change from low to high level.

$$
POR delay = \frac{C \cdot V}{I}
$$

where:

- **C** is the capacitor value connected at pin T_CAP
- **V** is delta voltage that capacitor have to be charged (2.3V)
- **I** is the costant current charging the capacitor (4µA typ.)

At the two input pins, +12 FILTER CAP and + 5 metrog street in the "1.6 metropy the condition the obsolet of the external N-MCSFET.

In the case undefined to connected two capacitors

of the external N-MCSFET.

In the cas At the two input pins, +12 FILTER CAP and + 5 FILTER CAP, can be connected two capacitors for filtering the noise on the power supply, avoiding in this case undesired commutations of the POR signal because of some fast negative spikes on the line. T CAP

V is delta voltage that capacitor have to be The charge pump circuit is used as a means of

that collapse that capacitor move to the charge pump circuit is used as a mean of

this the costant current charging the c

BRAKE AND PARKING CIRCUITS

The voice coil driver is switched into the parking condition through the VCM PARK input or when the POR signal is low. In such condition immediately the output stage turns on the two lower DMOS of the power bridge to activate the BRAKE of the voice coil motor.

After a delay generated by the capacitor at the BRAKE DELAY pin, only one of the two lower DMOS stays on while the opposite half bridge is tristated.

$$
BRAKE delay = \frac{C \cdot V}{I}
$$

where

- **C** is the capacitor value connected at pin BRAKE DELAY
- **V** is delta voltage that capacitor have to be charged (3V)
- **I** is the costant current charging the capacitor (5µA typ.)

The parking voltage is then supplied by the PARKING circuit connected to the output that has been tristated.

The value of such a voltage is set by connecting an external resistor between the RPARK pin and ground.

$$
V_r = \frac{Vbandgap \cdot 10^4}{Rpark}
$$

where:

Ayr

Vr is the retract voltage for parking the heads

- **Vbandgap** is the internal bandgap reference voltage of 1.4V
- **Rpark** is value of the resistor connected at RPARK pin

The parking circuit takes the power supply from the spindle driver through the VBEMF pin, so that in case of power fail the retract of the heads is possible using the rectified BEMF voltage coming from the spindle motor.

CHARGE PUMP

The charge pump circuit is used as a n eans of almost doubling the power supply voltage (12V) in order to drive the upper DMOS of the power bridge.

The energy stored in the intime capacitor connected at VCP pin is also used to drive the gate of the external N-MOSFET.

GATE DRIVER

This circuit provide the voltage driving the gate of the external isolation N-MOSFET, and it is controlled by the POR signal.

THERMAL

The thermal protection circuit has two threshold, the first if the pre shut down alarm that activates the THERMAL SD signal and the second is the shut down temperature that tristates the output stage when the junction temperature increases over this level.

APPLICATION INFORMATION

Example of calculation of the error amplifier compansation for the stability of the current control loop. As can be seen from the draw of the current control loop circuit of the next page, the voltage across the load is:

#1

 V_L = ACPW \cdot ACERR \cdot (ACINP \cdot V_{IN} - ACENSE \cdot V_{sense}) $V_{\text{sense}} = \text{Rs} \cdot I_L$

 $V_L = (Z_L + Rs)$ I_L

where AC... is the closed loop gain of Power, Error, Sense and Input Amplifier.

Changing in the #1 the transfer function between the load current and the V_{IN} is:

#2

$$
\frac{I_L}{V_{IN}} = \frac{A_{CPW} \cdot A_{CERR} \cdot A_{CINP}}{Z_L + R_S + A_{CPW} \cdot A_{CERR} \cdot A_{CSERR} \cdot R_S}
$$

L6246

Typical Application Circuit

If Now We Define:

#3

$$
Aloop = Acpw \cdot Acerr \cdot Acesense \cdot \frac{Rs}{Rs + ZL}
$$

we obtain:

#4

$$
\frac{I_L}{V_{IN}} = \frac{Aloop \cdot \frac{A_{CINP}}{A_{CSENSE}} \cdot \frac{1}{R_S}}{1 + Aloop}
$$

Atlow frequency is:

$$
Aloop = 32 \cdot \frac{R2}{R1} \cdot 10 \cdot \frac{Rs}{(Rs + Z_L)}
$$

if R2 = 1M, R1 = 1K, Rs = 0.2, RL = 7 then $Aloop = 8889 = 80dB$.

Being Aloop very high we can simplify the **#4** in this way:

$$
\frac{I_L}{V_{IN}} = \frac{A_{CINP}}{A_{CSENSE}} \cdot \frac{1}{R_S} = \frac{1}{10 \cdot 0.2} = \frac{1}{2}
$$

For the stability we have to study the stability of Aloop, that as we can see from the **#3** is a multiplication, so in dB is a sum:

$$
Aloop \mid dB = ACPW \mid dB + ACERR \mid dB + ACSENSE \mid dB + \frac{RS}{Rs + ZL} \mid dB
$$

So we can take in consideration the BODE diagrams of the each operational amplifier, with particular attention, to the Error amplifier.

- $1/1$ r.e Power amplifier is actually composed by two operational amplifiers in the way to have a gain of +16 and -16 (in voltage) respectevely, for a total of $32 = 30$ dB. The point at -3dB is around 130KHz.
- 2)The Sense amplifier has a gain of 20dB with the point at -3dB around 210KHz.

3)The load introduce an attenuation of:

$$
20\log \frac{Rs}{Rs + R_L} = -31\text{dB with Rs} = 0.2 \text{ and R} = 7
$$

and its pole is at frequency
$$
\frac{1}{\frac{2 \pi L}{(R_S + R_L)}}
$$

so around 1KHz if **L = 1.2mH**.

So considering:

$$
Ax \mid_{dB} = \text{Aloop} \mid_{dB} \text{ACERR} \mid_{dB} \text{ACPW} \mid
$$

$$
dB + \text{ACSENSE} \mid dB + \frac{Rs}{Rs + R_L} \mid dB
$$

we have these Bode diagrams:

As can be easily see the bandwith is narrow and the gain is low. It is possible to increase both choosing an appropriate compensation of the Error amplifier.

The total bandwith should be, of course, at least a decade lower of the 130KHz to avoid instability problem. The bandwith guaranteed by the Error amplifier has a Gmax of 80dB and a gain of 0dB at 1MHz approximately, the real is some dB more with a larger bandwith.

Using the compensation network of the draw of pag.8, we have a error amplifier transfer function of:

$$
\frac{V_O}{V_I} = -\frac{ZC}{R1} = -\frac{R2}{R1} \cdot \frac{1 + scR3}{1 + sc (R3 + R2)}
$$

so:

Gmax (DC) =
$$
\frac{R2}{R1}
$$
 = 1000 = 60dB

with R1 = 1MΩ and R2 = 1KΩ

$$
zero = \frac{1}{2 \pi R3C}
$$

pole = $\frac{1}{2 \pi (R3 + R2) C}$

Note: Fpole is lower than Fzero

The best choice is to cancel the pole of the load (at around $1/k$ - 2) with the zero of the compensation.

As can be seen the choice of the pole influence overall in fixing the gain at high frequency.

The gain at high frequency must be choosen in order to not create instability problem, because more higher is this gain and lower is the second pole that we have at high frequency.

If this pole is taken close to the other that we have already seen at 130KHz and 210KHz, instability problems can arise.

Adding together $AX \mid dB$ and $ACERR \mid dB$ we obtaine the Aloop:

So the choice of the compensation network must be done in order to fix at the beginning the Gmax

of the error amplifier depending on the ratio $\frac{R2}{R1}$.

To calculate the R3 and C values satisfying the following system: 1

$$
\frac{1}{2 \pi R3C} = \frac{\frac{1}{2 \pi L}}{R_L + R_{\text{sense}}}
$$

Error amplifier zero equal to load pole

$$
\frac{1}{2 \pi (R3 + R2)C} = \frac{\text{Admissible Bandwith}}{\text{Gloop}} =
$$

$$
=\frac{\frac{130KHz}{10}}{8912}=1.5Hz
$$

This example is for crossing the 0dB one decade before the first pole of the Power Amplifier (130KHz), starting with a Gloop max of 79dB.

10/12

$$
\overline{\mathbf{S}\mathbf{I}}
$$

 \sqrt{M}

 $\label{eq:30} \begin{array}{l} \text{Observe that } \mathcal{P}(\text{O}_\text{c}) \text{ is a constant, and } \mathcal{P}(\text{O}_\text{c}) \text{ is a constant,$ Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroe are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

Obsolete Product(s) - Obsolete Product(s)

The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

12/12

ST