


Automotive rear door device with CAN FD and LIN



LQFP64L exposed pad down (10x10x1.4 mm)

Product status link

L99DZ320

| Product summary | | | | |
|-----------------|---------------|--|--|--|
| Order code | L99DZ320TR | | | |
| Package | LQFP-64 | | | |
| Packing | Tape and reel | | | |

Features



- AEC-Q100 qualified
- 1 half bridge for 7.5 A load ($R_{ON} = 100 \text{ m}\Omega$)
- 1 half bridge for 6 A load (R_{ON} = 150 mΩ)
- 1 half bridge for 3 A load ($R_{ON} = 300 \text{ m}\Omega$)
- 1 configurable high-side driver for up to 1.5 A (R_{ON} = 300 m Ω) or 0.35 A (R_{ON} = 1600 m Ω) load
- 2 high-side drivers for 0.5 A (R_{ON} = 1.4 Ω)
- 6 high-side drivers for 0.15 A ($R_{ON} = 7 \Omega$)
- CAN FD transceiver supporting communication up to 5 Mbit/s (ISO 11898-2/2016 and SAE J2284 compliant) with local failure and bus failure diagnosis
- LIN transceiver ISO 17987-4/2016 compliant
- Advanced lock & fold closing by means of PWM control on HB6 and HB4-HB5
- · Advanced short-circuit detection on all the half bridges
- All HS drivers with constant current mode at startup to drive capacitive loads
- Internal 10-bit PWM timer for each standalone high-side driver
- Buffered supply for voltage regulators and 2 high-side drivers (HS15&HS0/both P-channel) to supply, for example, external contacts
- Programmable overcurrent recovery function, to drive loads with higher inrush currents as current limitation value (for HB4-HB6, HS7-HS9)
- Flexible HS drivers (HS7-HS15 and HS0), suitable to drive external LED modules with high input capacitance value
- Programmable periodic system wake-up feature
- Complete 2-channel contact monitoring interface, with programmable cyclic sense functionality, one of them also with DIR functionality
- · Dedicated debug input pin
- Configurable window watchdog
- STMicroelectronics standard serial peripheral interface (32-bit/ST-SPI 4.0)
- Programmable reset generator for power-on and undervoltage
- · Ultra low-quiescent current in standby modes
- No electrolytic capacitor required on regulator outputs
- Two 5 V voltage regulators for microcontroller and peripheral supply
- Central two-stage charge pumps
- Motor bridge driver for 4 external MOSFETs, in H-bridge configuration with short-circuit protection/diagnosis and openload diagnosis
- · Diagnostic functions
- Current monitor output for all internal high-side drivers
- Digital thermal clusters
- The device contains temperature warning and protection
- Open-load diagnosis for all the outputs
- Overcurrent protection for all the outputs



Description

The L99DZ320 is a door zone system IC providing electronic control modules with enhanced power management power supply functionality, including various standby modes, as well as LIN and CAN FD physical communication layers. The device has two low drop voltage regulators to supply the system microcontroller and external peripheral loads such as sensors and provide enhanced system standby functionality with programmable local and remote wake-up capability. Moreover, the 9 high-side drivers (8 to supply LEDs and 1 to supply bulbs) increase the system integration level; all the high-side drivers support the constant current mode for LED module with high input capacitance. Up to 3 DC motors and 4 external MOS transistors in H-bridge configuration can be driven in PWM mode up to 25 kHz. All the outputs are SC protected and implement an open-load diagnosis. The ST standard SPI interface (4.0) allows control and diagnosis of the device and enables generic software development.

DS14235 - Rev 5 page 2/146



Block diagram and pin description

CP1M CP1P ICP2M **GL1/2** CLK CLK DI SPI Interface CP2P Charge Watchdog CP **Pump** 2x ٧S Digital Debug Thermal Clusters VSREG 5V_1 VREG1 NRESET Bridge - HB4 (150 mΩ, 6 A) VREG2 5V_2 CAN_SUP **Driver Interface,** RXDC C TXDC I Bridge HB5 (100 mΩ, 7.5 A) Logic & Diagnostic CAN_ H CAN_ L RXDL/NINT **TXDL** Bridge - HB6 (300 mΩ, 3 A) LIN CM PWM 4-5 EI1 External Interrupts PWM6 Buffered VS PWM 6 / DIR2 DIR1 / EI2 🗅 Direct Drive 1 PGND 🗘 Direct Drive 2 SGND HS HS D-chan p-chan p-c HS n-chan ПHS0 (7Ω, 190 mA) HS15 (7 Ω, 190 mA) HS14 (7 Ω, 190 mA) HS12 (7 Ω, 190 mA) HS11 (7 Ω, 190 mA) HS7 (300 mΩ, 1.5 A resp 1.6 Ω, 0.35 A) HS13 (7 Ω, 190 mA) HS9 (1.4 Ω, 500 mA) HS8 (1.4 Ω, 500 mA)

Figure 1. Block diagram

DS14235 - Rev 5 page 3/146



Figure 2. Pin connection (top view)




Table 1. Pin function

| Pin | Name | Function |
|-----|-----------|---|
| 1 | EI1 | External interrupt 1: input pin for static or cyclic monitoring of external contacts |
| 2 | PWM4-5 | PWM input: this input signal can be used to control the HB4 or HB5 |
| 3 | PWM6/DIR2 | PWM6 input -> this input signal can be used to control the HB6; DIR2 -> direct HS drive 2 |
| 4 | CP2M | Charge pump pin for capacitor 2, negative side |
| 5 | CP2P | Charge pump pin for capacitor 2, positive side |
| 6 | CP | Charge pump output |
| 7 | CP1P | Charge pump pin for capacitor 1, positive side |
| 8 | CP1M | Charge pump pin for capacitor 1, positive side |

DS14235 - Rev 5 page 4/146



| Pin | Name | Function |
|-----|--------------------------------------|--|
| 9 | NC | Not connected |
| | | |
| 10 | NC | Not connected |
| 11 | HS14 | High-side driver output to drive LEDs |
| 12 | HS13 | High-side driver output to drive LEDs |
| 13 | HS12 | High-side driver output to drive LEDs |
| 14 | HS9 | High-side driver output to drive LEDs. The channel is protected by overcurrent recovery feature |
| 15 | NC | Not connected |
| 16 | HS11 | High-side driver output to drive LEDs |
| 17 | Vs | Power supply voltage for power stage outputs (external reverse battery protection required), for this input a ceramic capacitor as close as possible to GND is recommended. Important: for the capability of driving, the full current at the outputs all pins of VS must be connected externally |
| 18 | V _S ; 2 nd pin | Current capability (pin description see above) |
| 19 | HS7 | High-side driver output to drive LEDs or a 10 W bulb (programmable R _{dson}). The channel is protected by overcurrent recovery feature |
| 20 | HB6 | Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain diode: high-side driver from output to VS, low-side driver from GND to output). The channel is protected by overcurrent recovery feature |
| 21 | NC | Not connected |
| 22 | NC | Not connected |
| 23 | HB5 | Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain diode: high-side driver from output to Vs, low-side driver from GND to output). The channel is protected by overcurrent recovery feature |
| 24 | HB5; 2nd pin | Current capability (pin description see above) |
| 25 | VSREG | Power supply voltage to supply the internal voltage regulators and the HS0 (external reverse battery protection required / diode) for this input a ceramic capacitor as close as possible to GND and an electrolytic back up capacitor is recommended |
| 26 | HS0 | High-side driver output to drive LEDs or to supply contacts |
| 27 | HB4 | Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain diode: high-side driver from output to V_S , low-side driver from GND to output). The channel is protected by overcurrent recovery feature |
| 28 | HB4; 2 nd pin | Current capability (pin description see above) |
| 29 | NC | Not connected |
| 30 | V _S 3 rd pin | Current capability (pin description see above) |
| 31 | HS15 | High-side driver output to drive LEDs |
| 32 | PGND | Power GND |
| 33 | HS8 | High-side driver output to drive LEDs. The channel is protected by overcurrent recovery feature |
| 34 | NC | Not connected |
| 35 | SGND | Signal ground |
| 36 | СМ | Current monitor output: depending on the selected multiplexer bits of the control register this output sources an image of the instant current through the corresponding high-side driver with a fixed ratio |
| 37 | NC | Not connected |
| 38 | CLK | SPI: serial clock input |
| 39 | DO | SPI: serial data output (push pull output stage) |
| 40 | DI | SPI: serial data input |

DS14235 - Rev 5 page 5/146



| Pin | Name | Function |
|-----|-----------|--|
| 41 | CSN | SPI: chip select not input |
| 42 | TXDL | LIN transmit data input |
| 43 | RXDL/NINT | RXDL -> LIN receive data output; NINT -> indicates local/remote wake-up events |
| 44 | TXDC | CAN transmit data input |
| 45 | RXDC | CAN receive data output (push pull output stages) |
| 46 | PWMH | PWMH input: this input signal can be used to control the H-bridge gate driver |
| 47 | DIRH | Direction Input: this input controls the H-bridge drivers for the external Power MOSFETs |
| 48 | NRESET | Power GND NReset output to microcontroller; internal pull-up of typical 110 k Ω (reset state = LOW) (open drain output stage) |
| 49 | N.C. | Not connected |
| 50 | 5V_1 | Voltage regulator output: 5 V supply for example microcontroller, CAN transceiver |
| 51 | CAN_SUP | CAN supply input; to allow external CAN supply from V1 |
| 52 | CAN_L | CAN low level voltage I/O |
| 53 | CAN_H | CAN high level voltage I/O |
| 54 | N.C. | Not connected |
| 55 | Debug | Debug input to deactivate the window watchdog (active high). Voltage capability linked to V _S |
| 56 | LIN | LIN bus line |
| 57 | 5V_2 | Voltage regulator output: 5 V supply for external loads (potentiometer, sensors). V2 is protected against reverse supply |
| 58 | GL1 | Gate driver for Power MOSFET low-side switch in half bridge 1 |
| 59 | SH1 | Source of high-side switch in half bridge 1 |
| 60 | GH1 | Gate driver for Power MOSFET high-side switch in half bridge 1 |
| 61 | GH2 | Gate driver for Power MOSFET high-side switch in half bridge 2 |
| 62 | SH2 | Source of high-side switch in half bridge 2 |
| 63 | GL2 | Gate driver for Power MOSFET low-side switch in half bridge 2 |
| 64 | DIR1/EI2 | DIR1 -> direct HS drive 1; |
| 04 | DIK I/EIZ | EI2 -> input pin for static or cyclic monitoring of external contacts |
| - | TAB | Ground connection |

DS14235 - Rev 5 page 6/146



2 Electrical specifications

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the Table 2. Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute maximum ratings

| Symbol | Param | eter | Condition | Min. | Тур. | Max. | Unit |
|--|--|---------------------------------------|---------------------------|-----------------------|------|----------------------|------|
| V _S , V _{Sreg} | DC supply voltage/jump start | | | -0.3 | | 28 | ., |
| V _S , V _{Sreg} | DC supply voltage/load dump | | | -0.3 | | 40 | V |
| 5V1 | Stabilized supply voltage, logic s | supply | V1 < V _{SREG} | -0.3 | | 6.5 | V |
| 5V2 | Stabilized supply voltage (1) | | | -0.3 | | 28 | V |
| V _{DI} ,V _{CLK} , V _{CSN} , V _{DO} , V _{RXDL} /NINT, V _{RXDC} , V _{NRESET} , V _{CM} , V _{PWMH} , V _{DIRH} , V _{PWM6} , V _{PWM4-5} | Logic input/output voltage range | | | -0.3 | | V1+0.3 | V |
| V_{TXDC} , V_{TXDL} | Logic input/output voltage range | | | -0.3 | | V1+0.3 | V |
| V_{Debug} | Debug input pin voltage range | | | -0.3 | | V _S +0.3 | V |
| V _{EI1} | DC external input voltage/"jump | start" | | -0.3 | | 28 | V |
| V _{DIR1/EI2} | DC external input voltage/"jump start" | | | -0.3 | | 28 | V |
| V _{LIN} | LIN bus I/O voltage range | | | -27 | | 40 | V |
| I _{Input} | Current injection into V _S related input pins | | | | 20 | | mA |
| I _{out_inj} | Current injection into V _S related | outputs | | | 20 | | mA |
| V _{CANSUP} | CAN supply | | | -0.3 | | 5.25 | V |
| V _{CANH} , V _{CANL} | CAN bus I/O voltage range | | | -27 | | 40 | V |
| V _{CANH} - V _{CANL} | Differential CAN-bus voltage | | | -5 | | 10 | V |
| V _{HBn} , V _{HSm} , V _{HS0} | Output voltage: • for HB (n = 4 to 6) • for HS (m = 7 to) | | | -0.3 | | V _S +0.3 | V |
| V _{GH1} , V _{GH2} , (V _{Gxy}) | High voltage signal pins | | V _{CP} +0.3 | V _{Sxy} -0.3 | | V _{Sxy} +13 | V |
| V _{GL1} , V _{GL2} | High voltage signal pins | | V _{CP} +0.3 | -0.3 | | 12 | V |
| V (V) | High voltage signal pins | | | -1 | | 40 | V |
| $V_{SH1}, V_{SH2} (V_{Sxy})$ | High voltage signal pins; single | oulse with t _{max.} = 200 ns | | -5 | | 40 | V |
| V _{CP1P} | High voltage signal pins | | | V _S -0.3 | | V _S +10 | V |
| V _{CP2P} | High voltage signal pins | | | V _S -0.6 | | V _S +10 | V |
| V_{CP1M}, V_{CP2M} | High voltage signal pins | | | -0.3 | | V _S +0.3 | V |
| V _{CP} | High voltage signal pin | V _S ≤ 26 V | | V _S -0.3 | | V _S +14 | V |
| v Cb | Trigit voitage signal pili | V _S > 26 V | | V _S -0.3 | | 40 | , v |

DS14235 - Rev 5 page 7/146



| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|--|--|-----------|-------|------|------|------|
| I _{HS9} , HS11, HS12, HS13, HS14, HS15, HS0 | Output current (2) | | -1.25 | | 1.25 | А |
| I _{HS8} | Output current ⁽²⁾ | | -2.5 | | 2.5 | Α |
| I _{HS7} | Output current ⁽²⁾ | | -5 | | 5 | Α |
| I _{HB6} | Output current ⁽²⁾ | | -5 | | 5 | Α |
| I _{HB4,5} | Output current ⁽²⁾ | | -10 | | 10 | Α |
| | Maximum cumulated current at V _S drawn by HS8 ⁽²⁾ | | -2.5 | | 2.5 | |
| | Maximum cumulated current at V _S drawn by HB4 ⁽²⁾ | | -10 | | 10 | |
| l _{VScum} | Maximum cumulated current at V _S drawn by HB5 ⁽²⁾ | | -10 | | 10 | A |
| Vocam | Maximum cumulated current at V _S drawn by HB6 & HS7 ⁽²⁾ | | -7.5 | | 7.5 | |
| | Maximum cumulated current at $V_{\rm S}$ drawn by HS9, HS11, HS12, HS13, HS14, HS15 and CP | | -2.5 | | 2.5 | |
| I _{VSREG} | Maximum current at V _{SREG} pin ⁽²⁾ (5V_1. 5V_2 and HS0) | | -2.5 | | 2.5 | Α |
| | Maximum cumulated current at PGND drawn by HB6 ⁽²⁾ | | -7.5 | | 7.5 | |
| I _{PGNDcum} | Maximum cumulated current at PGND drawn by HB5 ⁽²⁾ | | -12.5 | 12.5 | Α | |
| | Maximum cumulated current at PGND drawn by HB4 ⁽²⁾ | | -12.5 | | 12.5 | |
| I _{SGND} | Maximum current at SGND ⁽²⁾ | | -1.25 | | 1.25 | Α |
| GND pins | PGND vs SGND | | -0.3 | | 0.3 | V |

- 1. L99DZ320 is protected against 5V2 shorted to V_S and 5V2 reverse biasing when V_{SREG} is higher than 3.5 V.
- 2. Values for the absolute maximum DC current through the bond wires. This value does not consider maximum power dissipation or other limits.

Note:

- 1. All maximum ratings are absolute ratings. Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit.
- 2. Loss of ground or ground shift with externally grounded loads: ESD structures are configured for nominal currents only. If external loads are connected to different grounds, the current load must be limited to this nominal current.

DS14235 - Rev 5 page 8/146



2.2 ESD protection

Table 3. ESD protection

| Parameter | Value | Unit |
|---|-------------------|------|
| All pins ⁽¹⁾ | ±2 | kV |
| All power output pins ⁽²⁾ : HB4–HB6, HS7 - HS15, HS0 | ±4 | kV |
| | | |
| LIN | ±8 ⁽³⁾ | kV |
| | ±6 ⁽⁴⁾ | |
| CAN II CAN I | ±8 ⁽²⁾ | kV |
| CAN_H, CAN_L | ±6 ⁽⁴⁾ | KV |
| All pins ⁽⁵⁾ | | V |
| Corner pins ⁽⁵⁾ | ±750 | V |

- 1. HBM (human body model, 100 pF, 1.5 k Ω) according to AEC-Q100-002.
- 2. HBM with all none zapped pins grounded. HBx (x = 4, ..., 6) and HSy (y = 7, 8, 9, 11, ..., 15, 0).
- 3. Indirect ESD Test according to IEC 61000-4-2 (150 pF, 330 Ω) and 'Hardware requirements for LIN, CAN and flexray interfaces in automotive applications' (version 1.3, May 2012).
- 4. Direct ESD test according to IEC 61000-4-2 (150 pF, 330 Ω) and 'Hardware Requirements for LIN, CAN and Flexray interfaces in automotive applications' (version 1.3, May 2012).
- 5. Charged device model according to AEC-Q100-011.

2.3 Thermal data

Table 4. Operation junction temperature

| Symbol | Parameter | Typ. value | Unit |
|----------------|--------------------------------|------------|------|
| T _J | Operating junction temperature | -40 to 175 | °C |

All parameters are guaranteed in the temperature range -40 to 150°C (unless otherwise specified); the device is still operative and functional at higher temperatures (up to 175°C).

Note:

- 1. Parameters limits at higher temperatures than 150°C may change with respect to what is specified as per the standard temperature range.
- 2. Device functionality at high temperature is guaranteed by characterization.

Table 5. Temperature warning and thermal shutdown

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|----------------------|---|-------------------------------|------|------|------|------|-------|
| T _W | Thermal overtemperature warning threshold | T _J ⁽¹⁾ | 140 | 150 | 160 | °C | F.025 |
| T _{SD1} | Thermal shutdown junction temperature 1 | T _J ⁽¹⁾ | 165 | 175 | 185 | °C | F.026 |
| T _{SD2} | Thermal shutdown junction temperature 2 | T _J ⁽¹⁾ | 175 | 185 | 195 | °C | F.028 |
| T _{SD12hys} | | Hysteresis | | 5 | | °C | F.029 |
| t _{fTjTW} | Thermal warning/shutdown filter time | Tested by scan | | 32 | | μs | F.030 |

1. Non overlapping.

DS14235 - Rev 5 page 9/146



2.3.1 LQFP64 thermal data

Devices belonging to the L99DZxxx family embed a multitude of junctions (that is outputs based on a Power MOSFET stage) housed in a relatively small piece of silicon. The L99DZ320 contains, among all the described features, 3 half-bridges (6 N-channel Power MOSFET), 9 high-sides and two voltage regulators.

For this reason, using the thermal impedance of a single junction (that is voltage regulator or major power dissipation contributor) does not allow to predict thermal behavior of the whole device and therefore it is not possible to assess if a device is thermally suitable for a given activation profile and loads characteristics.

Some representative and realistic worst case thermal profiles are described in the below paragraph. The following measurement methods can be easily implemented, by the final user, for a specific activation profile.

2.3.2 L99DZ320 thermal profiles

Profile 1

Battery voltage: 16 V, ambient temperature start: 85°C

DC activation:

V1 charged with 80 mA (62 Ω - DC activation) V2 charged with 30 mA (150 Ω - DC activation)

HS7: 150 Ω resistor (DC activation)

HS8: 330 Ω resistor (DC activation)

HS11: 470 Ω resistor (DC activation)

HS12: 470 Ω resistor (DC activation)

HS13: 470 Ω resistor (DC activation)

HS14: 470 Ω resistor (DC activation)

Cyclic activation

- HB4–HB5: 4.8 Ω (3.3 + 1.5) resistor placed across those outputs 10 activations of lock/unlock (200 ms ON lock; 2500 ms wait; 200 ms ON unlock; 2500 ms wait)
- HB5–HB6: 10 Ω resistor placed across those outputs 10 activations of safe lock/unlock (200 ms ON lock; 2500 ms wait; 200 ms ON unlock; 2500 ms wait)

Test execution:

Once thermal equilibrium is reached with all DC load active, the "cyclic activation" sequence is applied.

The device operates always without triggering the thermal warning threshold.

Profile 2

Battery voltage: 16 V, ambient temperature start: 85°C

DC activation:

V1 charged with 100 mA (50 Ω - DC activation)

V2 charged with 30 mA (150 Ω - DC activation)

HS7: 150 Ω resistor (DC activation)

HS8: 330 Ω resistor (DC activation)

HS11: 470 Ω resistor (DC activation)

HS12: 470 Ω resistor (DC activation)

HS13: 470 Ω resistor (DC activation)

HS14: 470 Ω resistor (DC activation)

Cyclic activation

Windows lift: real motor placed across external MOS 2 activations up/down. (5 s up; 5 s down)

Test execution:

Once thermal equilibrium is reached with all DC load active, the "cyclic activation" sequence is applied.

The device operates always without triggering the thermal warning threshold.

DS14235 - Rev 5 page 10/146






Figure 3. LQFP64 printed circuit board

Note:

Layout condition for thermal characterization: board finishing thickness 1.5 mm $\pm 10\%$, board four layers, board dimension 77 mm x 114 mm, board material FR4, Cu thickness 0.070 mm for outer layers, 0.0035 mm for inner layers, thermal vias separation 1.2 mm.

2.4 Electrical characteristics

For an efficient and easy tracking, numbering has been added to each electrical parameter.

Device features are split into categories (see Table 3. ESD protection, Table 4. Operation junction temperature and Table 5. Temperature warning and thermal shutdown) and each of them is represented by a letter (such as A, B, C); all parameters are completely identified by a letter and a three-digit number (for example B.125, C.096) for their whole lifetime.

New inserted parameters continue with the numbering of the related category, no matter of where they are placed.

To facilitate insertion, the last number inserted for each category is also reported in the second column of the table.

Table 6. Electrical parameters numbering

| Category | Parameters numbering | Last Inserted |
|--------------------|----------------------|---------------|
| Analog I/O | A.xxx | |
| Digital I/O | B.xxx | B.034 |
| Voltage regulators | C.xxx | C.057 |
| Outputs | D.xxx | D.137 |
| Transceivers | E.xxx | E.124 |
| Others | F.xxx | F.030 |

Due to these rules and taking into account that deleted parameter numbers are no more reassigned, numbering inside each category may not be sequential.

DS14235 - Rev 5 page 11/146



2.4.1 Supply, supply monitoring and current consumption

All SPI communication, logic and oscillator parameters are working down to V_{SREG} = 3.5 V and parameters are as specified in the respective chapters.

- SPI thresholds
- Oscillator frequency (delay times correctly elapsed)
- Internal register status correctly kept (reset at default values for V_S< V_{POR})
- Reset threshold correctly detected

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. $6 \text{ V} < \text{V}_S < 28 \text{ V}, 6 \text{ V} < \text{V}_{SREG} < 28 \text{ V}, T_J = -40 ^{\circ}\text{C}$ to $150 ^{\circ}\text{C}$, unless otherwise specified.

Table 7. Supply, supply monitoring and current consumption

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|------------------------|---|--|-------|------|------|------|-------|
| V _{SUV} | V _S undervoltage threshold | V _S increasing / decreasing | 4.7 | | 5.4 | V | A.001 |
| V _{hyst_UV} | V _S undervoltage hysteresis | | 0.025 | 0.1 | 0.2 | ٧ | A.002 |
| V _{SOV} | V _S overvoltage threshold | V _S increasing | 19 | | 22.5 | ٧ | A.003 |
| V _{SOV} | V _S overvoltage threshold | V _S decreasing | 18.5 | | 22.5 | ٧ | A.004 |
| V _{hyst_OV} | V _S overvoltage hysteresis | | 0.5 | 1.3 | 1.7 | V | A.005 |
| V _{SREGUV} | V _{SREG} undervoltage threshold | V _{SREG} increasing/decreasing | 4.2 | | 4.9 | V | A.006 |
| V _{hyst_UV} | V _{SREG} undervoltage hysteresis | | 0.025 | 0.1 | 0.2 | V | A.007 |
| V _{SREGOV} | V _{SREG} overvoltage threshold | V _{SREG} increasing | 19 | | 22.5 | V | A.008 |
| V _{SREGOV} | V _{SREG} overvoltage threshold | V _{SREG} decreasing | 18.5 | | 22.5 | V | A.009 |
| V _{hyst_OV} | V _{SREG} overvoltage hysteresis | | 0.5 | 1.3 | 1.7 | V | A.010 |
| t _{ovuv_filt} | V _S / V _{SREG} overvoltage/ undervoltage filter time | Tested by scan | | 64 | | μs | A.011 |
| I _{V(act)} | Current consumption in active mode | V_S =12 V, TXD CAN = high, TXD LIN = high, V1 = on, V2 = on, HS/LS driver OFF | | 6.2 | 12 | mA | A.012 |
| I _{V(BAT)} | Current consumption in VBAT_Standby mode (1) | V_S = 12 V, T_J = 85°C, HS/LS driver OFF, CAN WU disabled | 8 | 20 | 35 | μА | A.013 |
| I _{V(BAT)} CS | Current consumption in VBAT_Standby mode with cyclic sense enabled ⁽¹⁾ | V_S = 12 V, T_J = 85°C, HS/LS driver OFF, CAN WU disabled, T = 50 ms, t_{on} = 100 μ s | 40 | 75 | 125 | μA | A.014 |
| I _{V(BAT)CW} | Current consumption in VBAT_Standby mode with cyclic wake enabled ⁽¹⁾ | V_S = 12 V, T_J = 85 °C, HS/LS driver OFF, CAN WU disabled, T = 50 ms, t_{on} = 100 μ s, In standby phase before waking up on timer expiration | 40 | 75 | 125 | μА | A.015 |
| Iv(v1stby)_0 | Current consumption in V1_Standby mode ⁽¹⁾ | V _S = 12 V, T _J = 85°C, voltage regulator V1 active, (Iv1 = 0), HS/LS driver OFF, Voltage regulator V2 deactivated, | 16 | 51 | 76 | μΑ | A.016 |

DS14235 - Rev 5 page 12/146



| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|-------------------------------------|--|--|------|------|------|------|-------|
| | | CAN WU disabled | | | | | |
| I _V (V1stby) | Current consumption in V1_Standby mode ⁽¹⁾ | V_S = 12 V, T_J = 85°C, voltage regulator V1 active, (I_{V1} < I_{cmp}), HS/LS driver OFF | | 60 | 146 | μΑ | A.017 |
| I _{qElx} (2) | Additional quiescent current for each Elx active (x = 1, 2) | | | 200 | | nA | A.018 |
| I _{qCAN_WU} ⁽²⁾ | Additional quiescent current with CAN wake-up enabled (CAN_WU_EN = 1) | | | 10 | | μA | A.019 |
| I _{HS0_HS15_DIR} (2) | Quiescent current adder if HS0 or HS15 is configured for direct drive; value during output OFF | | | | 5 | μA | A.021 |

- 1. Conditions for specified current consumption:
 - $V_{LIN} > (V_S 1.5 V)$
 - (CAN_H CAN_L) < 0.4 V or (CAN_H CAN_L) > 1.2 V
 - $V_{WU} < 1 \ V \ or \ V_{WU} > (V_S 1.5 \ V)$
 - LIN wake-up is possible
- 2. Parameter specified by design, not tested in production.

2.4.2 Oscillator

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. $6 \text{ V} < \text{V}_S < 28 \text{ V}$, $6 \text{ V} < \text{V}_{SREG} < 28 \text{ V}$, $T_J = -40 \,^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$, unless otherwise specified.

Table 8. Oscillator

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|----------------------------------|-----------------------|----------------|------|------|------|------|-------|
| F _{CLK1} ⁽¹⁾ | Oscillation frequency | - | 0.80 | 1.0 | 1.20 | MHz | A.023 |
| F _{CLK2} ⁽¹⁾ | Oscillation frequency | - | 12.8 | 16.0 | 19.2 | MHz | A.024 |

^{1. 1} MHz clock is used in standby mode for low quiescent requirements; 16 MHz clock is used in active mode.

2.4.3 Power-on Reset (V_{SREG})

All outputs open; T_J = -40 °C to 150 °C, unless otherwise specified.

Table 9. Power-on Reset

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--------------------|------------------------------------|--|------|------|------|------|-------|
| V _{POR_R} | V _{POR} threshold rising | V _{SREG} rising | | 3.45 | 4.5 | V | A.025 |
| V _{POR_F} | V _{POR} threshold falling | V _{SREG} falling ⁽¹⁾ | 2.3 | | 3.55 | V | A.026 |

1. This threshold is valid if V_{SREG} has already reached $V_{POR_R(max)}$ previously.

DS14235 - Rev 5 page 13/146



2.4.4 Voltage regulator V1

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. $4.5 < V_S < 28 \text{ V}$, $4.5 \text{ V} < V_{SREG} < 28 \text{ V}$, $T_J = -40 ^{\circ}\text{C}$ to $150 ^{\circ}\text{C}$, unless otherwise specified.

Table 10. Voltage regulator 1

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|-------------------------------------|--|--|------|------|------|------|-------|
| V1 | Output voltage | V _{SREG} ≥ 5.6 V | | 5.0 | | V | C.001 |
| V1 _{10mA} | Output voltage tolerance (0 I _{cmp}) | I_{LOAD} = 100 μA to I_{cmp} , V_{SREG} = 13.5 V | -3 | | 3 | % | C.003 |
| V1 _{high_acc} | Output voltage tolerance high accuracy mode | I _{LOAD} = I _{cmp} to 100 mA, active mode, V _{SREG} = 13.5 V | -2 | | 2 | % | C.004 |
| V1 _{250mA} | Output voltage tolerance (100 250 mA) | I _{LOAD} = 250 mA, V _{SREG} = 13.5 V | -3 | | 3 | % | C.005 |
| | | I _{LOAD} = 50 mA | | 0.2 | 0.4 | | C.006 |
| V _{DP1} | Drop-out voltage | I _{LOAD} = 100 mA | | 0.3 | 0.5 | V | C.007 |
| | | I _{LOAD} = 150 mA | | 0.45 | 0.65 | | C.008 |
| I _{CC1} | Output current in active mode (to GND) | Maximum continuous load current | | | 250 | mA | C.009 |
| I _{CCmax1} | Short-circuit output current (to GND) | Current limitation | 340 | 600 | 900 | mA | C.010 |
| C _{load1} ⁽¹⁾ | Load capacitor 1 | Ceramic (±20%) | 1(2) | 2.2 | 10 | μF | C.011 |
| t _{TSD} | V1 deactivation time after thermal shutdown | Tested by scan | | 1.5 | | s | C.012 |
| I _{CMP_ris} ⁽³⁾ | Current comp. rising threshold (to GND) | Rising current | 6 | 12 | 21 | mA | C.013 |
| I _{CMP_fal} ⁽³⁾ | Current comp. falling threshold (to GND) | Falling current | 5 | 10 | 18 | mA | C.014 |
| I _{CMP_hys} ⁽³⁾ | Current comp. hysteresis | | | 2 | | mA | C.015 |
| V1 _{fail} | V1 fail threshold | V1 forced | | 2 | | V | C.019 |
| t _{V1fail} | V1 fail filter time | Tested by scan | 6 | 13 | 20 | μs | C.020 |
| t _{V1short} | V1 short filter time | Tested by scan | 2 | 4 | 5 | ms | C.021 |
| t _{V1FS} | V1 fail-safe filter time | Tested by scan | 1.43 | 2 | 2.06 | ms | C.022 |
| t _{V1off} | V1 deactivation time after 8 consecutive WD failures | Tested by scan | | 200 | 270 | ms | C.023 |

- 1. Specified by design, not tested in production.
- 2. Nominal capacitor value required for stability of the regulator. Tested with 1 μF ceramic (±20%). Capacitor must be located close to the regulator output pin. A 2.2 μF capacitor value is recommended to minimize the DPI stress in the application.
- 3. In active mode, V1 regulator is switched to high accuracy mode. Below the I_{CMP} threshold, regulator switches in any case to nominal accuracy mode (same behavior applies also in case of high current).

DS14235 - Rev 5 page 14/146



2.4.5 Voltage regulator V2

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 4.5 V < V_S < 28 V, 4.5 V < V_{SREG} < 28 V, T_J = -40 °C to 150 °C, unless otherwise specified.

Table 11. Voltage regulator 2

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|-----------------------------------|----------------------------------|--|------|------|------|------|-------|
| V2 | Output voltage | V _{SREG} ≥ 5.6 V | | 5.0 | | V | C.024 |
| ΔVο | Output voltage tracking accuracy | I_{CC2} = 100 µA to 50 mA, I_{CC1} = 30 mA, V_{SREG} = 6.5 V to 28 V | -20 | | 20 | mV | C.038 |
| I _{CCmax2} | Output current limitation | | 80 | | 170 | mA | C.040 |
| C _{load2} ⁽¹⁾ | Load capacitor 2 | Ceramic (±20%) | 1(2) | | 10 | μF | C.042 |
| V2 _{fail} | V2 fail threshold | V2 forced | | 2 | 3 | V | C.043 |
| t _{V2fail} | V2 fail filter time | Tested by scan | | 12 | | μs | C.056 |
| t _{V2short} | V2 short filter time | Tested by scan | | 4 | | ms | C.044 |

^{1.} Specified by design, not tested in production.

DS14235 - Rev 5 page 15/146

^{2.} Nominal capacitor value required for stability of the regulator. Tested with 1 μF ceramic (±20%). Capacitor must be located close to the regulator output pin. A 2.2 μF capacitor value is recommended to minimize the DPI stress in the application.



2.4.6 Reset output

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. $4 \text{ V} \le \text{V}_S \le 28 \text{ V}$, $4 \text{ V} < \text{V}_{SREG} < 28 \text{ V}$, $T_J = -40 \text{ to } 150 ^{\circ}\text{C}$, unless otherwise specified.

Table 12. Reset output

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--------------------|------------------------------|------------------------------------|------|------|------|------|-------|
| V _{RT1} | Reset threshold voltage1 | V _{V1} decreasing | 3.3 | 3.5 | 3.7 | V | C.045 |
| V _{RT2} | Reset threshold voltage2 | V _{V1} decreasing | 3.6 | 3.8 | 4 | V | C.046 |
| V _{RT3} | Reset threshold voltage3 | V _{V1} decreasing | 3.8 | 4.0 | 4.2 | V | C.047 |
| V _{RT4-1} | Reset threshold voltage4 | V _{V1} decreasing | 4.1 | 4.3 | 4.5 | V | C.048 |
| V _{RT4-2} | Reset threshold voltage4 | V _{V1} increasing | 4.6 | 4.75 | 4.9 | V | C.049 |
| V _{RESET} | Reset pin low output voltage | V1 > 1V, I _{RESET} = 5 mA | | 0.3 | 0.5 | V | C.050 |
| R _{RESET} | Reset pull-up int. resistor | | 70 | 110 | 180 | kΩ | C.051 |
| t _{RR} | Reset reaction time | Tested by scan | 6 | | 40 | μs | C.052 |
| t _{UV1} | V1 undervoltage filter time | Tested by scan | | 16 | | μs | C.053 |
| t _{RD} | Reset pulse duration | Tested by scan | 1.5 | 2.0 | 2.5 | ms | C.054 |

2.4.7 Watchdog

(see also Section 3.6: Configurable window watchdog)

4.5 V < V $_{S}$ < 28 V, 4.5 V < V $_{SREG}$ < 28 V, T $_{J}$ = -40 °C to 150 °C, unless otherwise specified.


Table 13. Watchdog

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|-------------------|------------------------|----------------|------|------|------|------|-------|
| t _{LW} | Long open window | Tested by scan | 246 | 300 | 375 | ms | A.027 |
| T _{EFW1} | Early Failure window 1 | Tested by scan | | | 4.5 | ms | A.028 |
| T _{LFW1} | Late Failure window 1 | Tested by scan | 20 | | | ms | A.029 |
| T _{SW1} | Safe window 1 | Tested by scan | 7.5 | | 12 | ms | A.030 |
| T _{EFW2} | Early Failure window 2 | Tested by scan | | | 22.3 | ms | A.031 |
| T _{LFW2} | Late Failure window 2 | Tested by scan | 100 | | | ms | A.032 |
| T _{SW2} | Safe window 2 | Tested by scan | 37.5 | | 60 | ms | A.033 |


DS14235 - Rev 5 page 16/146



Figure 4. Watchdog timing



Mis s ing μC trigger s ignal



DS14235 - Rev 5 page 17/146






Figure 5. Watchdog early, late and safe windows

2.4.8 Current monitor output

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. $6 \text{ V} < \text{V}_S < 28 \text{ V}$, $6 \text{ V} < \text{V}_{SREG} < 28 \text{ V}$, $7_J = -40 \, ^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$, unless otherwise specified.

Symbol Test condition **Parameter** Min. Тур. Max. Unit Item V_{CM} 0 V1-1V Functional voltage range ٧ A.040 Current monitor output ratio: 1/9750 A.041 I_{CM}/I_{HB6} I_{CM}/I_{HS7} (low on-resistance) 1/10000 A.191 I_{CM}/I_{HB4} 1/9920 A.042 I_{CM}/I_{HB5} 1/10300 A.192 $0V \le V_{CM} \le V1-1V$ I_{CMr} I_{CM}/I_{HS7} (high on-resistance) 1/2000 A.043 I_{CM}/I_{HS8.HS9} 1/1010 A.045 I_{CM}/I_{HS11,HS12,HS13,HS14} 1/990 A.194 1/1000 A.195 I_{CM}/I_{HS15, HS0} Ranges extracted at the output: $I_{HB4min} = 500 \text{ mA}, I_{HB4max} = 5.9 \text{ A}$ -8% I_{HS} $8\% \; I_{HS}$ Current monitor accuracy for *I_{CMr_typ} - 2% FS ⁽¹⁾ *ICMr_typ + 2% I_{CM} acc 0 Α A.046 HB4, .., HB6, HS7, .., HS9 $I_{HB5min} = 500 \text{ mA}, I_{HB5max} = 7.4 \text{ A},$ FS⁽¹⁾ I_{HB6min} = 500 mA, I_{HB6max} = 2.9 A

Table 14. Current monitor output

DS14235 - Rev 5 page 18/146



| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|---------------------------------|---|--|--|------|---|------|-------|
| | | I _{HS8,HS9min} = 100 mA, I _{HS8,HS9max} = 0.3 A | | | | | |
| | Current monitor accuracy for HB4,, HB6, HS7,, HS9 | I _{HS7} (High on-resistance), I _{HSmin} = 100 mA, I _{HSmax} = 300 mA | -8% I _{HS} *I _{CMr_typ} - 2% FS ⁽¹⁾ | 0 | 8% I _{HS} *ICMr_typ + 2% FS ⁽¹⁾ | А | A.046 |
| I _{CM} acc | | I _{HS7(Low on-resistance)} , I _{HSmin} = 500 mA, I _{HSmax} = 1.4 A | ance), | | | | |
| | Current monitor accuracy for HS11,, HS15, HS0 | ent monitor accuracy for IHS11,HS12,HS13,HS14,HS15 and HS0 , | | 0 | 8% I _{HS} *I _{CMr_typ} + 4% FS ⁽¹⁾ | А | A.047 |
| t _{cmb} ⁽²⁾ | Current monitor setting time | | | 32 | | μs | A.051 |

^{1.} FS (full scale) = $I_{HB(HS)max} * I_{CMr_typ}$.

2.4.9 Charge pump

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 6 V < V_S < 28 V, T_J = -40 °C to 150 °C, unless otherwise specified.

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Items |
|---------------------|--|---|----------------------|---------------------|-----------------------|------|-------|
| V | Characa autoritus litera | V _S = 6 V, I _{CP} = -15 mA | V _S + 6 | V _S + 7 | | V | A.052 |
| V _{CP} | Charge pump output voltage | $V_S \ge 10 \text{ V}, I_{CP} = -15 \text{ mA}$ | V _S + 11 | V _S + 12 | V _S + 13.5 | V | A.053 |
| I _{CP} | Charge pump output current ⁽¹⁾ | $V_{CP} = V_S + 10 \text{ V}; V_S = 13.5 \text{ V};$ $C_1 = C_2 = C_{CP} = 100 \text{ nF}$ | 22 | | | mA | A.054 |
| I _{CPlim} | Charge pump output current limitation ⁽²⁾ | $V_{CP} = V_S$; $V_S = 13.5 \text{ V}$; $C_1 = C_2 = C_{CP} = 100 \text{ nF}$ | 25 | | 70 | mA | A.055 |
| V _{CP_low} | Charge pump low threshold voltage | | V _S + 4.5 | V _S + 5 | V _S + 5.5 | V | A.056 |
| T _{CP} | Charge pump low filter time | Tested by scan | 44 | 64 | 77 | μs | A.057 |
| t _{set,CP} | Charge pump startup blanking time | Tested by scan | 358 | 576 | 692 | μs | A.183 |
| f _{CP} | Charge pump frequency | Tested by scan | | 400 | | kHz | A.058 |

Table 15. Charge pump

DS14235 - Rev 5 page 19/146

^{2.} Parameter is specified by design, not tested in production.

^{1.} I_{CP} is the minimum current the device can provide to an external circuit without V_{CP} going below V_S + 10 V_C

^{2.} I_{CPlim} is the maximum current, which flows out of the device in case of a short to V_{S} .



2.4.10 Outputs HB4-HB6, HS7-HS15, HS0

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. $6 \text{ V} \leq \text{V}_S \leq 18 \text{ V}$, all outputs open, $T_J = -40 \,^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$, unless otherwise specified.

Table 16. Outputs HB4-HB6, HS7-HS15, HS0

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|----------------------------------|---|---|------|------|------|--|-------|
| F | On registance to gunsty or CND | V _S = 13.5 V, T _A = 25 °C, I _{HB6} = ±1.5 A | | 300 | 400 | mΩ | D.001 |
| ^r on HB6 | On-resistance to supply or GND | V _S = 13.5 V, T _A = 125 °C, I _{HB6} = ±1.5 A | | 450 | 600 | mΩ mΩ mΩ mΩ mΩ mΩ mΩ mΩ mΩ | D.002 |
| _ | On resistance to supply or CND | V _S = 13.5 V, T _A = 25 °C, I _{HB4} = ±3 A | | 150 | 200 | mΩ | D.093 |
| ^r on HB4 | On-resistance to supply or GND | V _S = 13.5 V, T _A = 125 °C, I _{HB4} = ±3 A | | 225 | 300 | mΩ | D.094 |
| 5 | On resistance to supply or CND | V _S = 13.5 V, T _A = 25 °C, I _{HB5} = ±3 A | | 100 | 140 | mΩ | D.095 |
| ^r on HB5 | On-resistance to supply or GND | V _S = 13.5 V, T _A = 125 °C, I _{HB5} = ±3 A | | 140 | 190 | mΩ | D.096 |
| | On-resistance to supply | V _S = 13.5 V, T _A = 25 °C, I _{HS7} = -1.1 A | | 300 | 420 | mΩ | D.007 |
| | in low resistance mode | V _S = 13.5 V, T _A = 125 °C, I _{HS7} = -1.1 A | | 450 | 620 | mΩ | D.008 |
| ^r on HS7 | On-resistance to supply in high resistance | V _S = 13.5 V, T _A = 25 °C, I _{HS7} = -0.2 A | | 1600 | 2200 | mΩ | D.009 |
| | mode | V _S = 13.5 V, T _A = 125 °C, I _{HS7} = -0.2 A | | 2500 | 3400 | mΩ m | D.010 |
| F | On-resistance to supply | V _S = 13.5 V, T _A = 25 °C, I _{HS8,HS9} = -0.4 A | | 1400 | 2200 | mΩ | D.011 |
| ^r on HS8, HS9 | on resistance to supply | V _S = 13.5 V, T _A = 125 °C, I _{HS8,HS9} = -0.4 A | | 2700 | 3400 | mΩ | D.012 |
| ^r ON HS0, HS11, HS12, | | V _S = 13.5 V, T _A = 25 °C, I _{HS0,HS11,HS12,HS13,HS14,HS15} = -60 mA | | 7 | 10 | Ω | D.017 |
| HS13, HS14, HS15 | On-resistance to supply | V _S = 13.5 V, T _A = 125 °C, I _{HS0,HS11,HS12,HS13,HS14,HS15} = -60 mA | | 11 | 15 | Ω | D.018 |
| | Switched-off output current | V _{OUT} = 0 V, standby mode | -5 | | | μA | D.021 |
| | high-side drivers of HS7-HS15, HS0 ⁽¹⁾ | V _{OUT} = 0 V, active mode | -10 | | | μA | D.022 |
| lqlн | Switched-off output current high-side | V _{OUT} = 0 V, standby mode | -6 | | | μΑ | D.023 |
| | drivers of HB6 (1) | V _{OUT} = 0 V, active mode | -100 | | | μA | D.024 |
| la | Switched-off output current low-side drivers | V _{OUT} = V _S , standby mode | | | 165 | | D.025 |
| I _{QLL} | of HB6 ⁽¹⁾ | V _{OUT} = V _S -0.5 V, active mode | -100 | | | μΑ | D.026 |

Negative value: leakage internally sink from driver output pin to internal IC ground. Positive value: leakage sourced from internal driver output pin to external ground.

DS14235 - Rev 5 page 20/146



2.4.11 Power outputs switching times

Table 17. Power outputs switching times

| Parameter | Test condition | Min. | Тур. | Max. | Unit | Items |
|--|--|--|---|--|---|---|
| Output delay time high-side driver on HS7 low resistance | V _S = 13.5 V ⁽¹⁾⁽²⁾ | 5.5 | | 77.5 | μs | D.099 |
| Output delay time high-side driver on HS7 high resistance | See Figure 13. SPI CSN output timing | 15 | 35 | 60 | μs | D.100 |
| Output delay time high-side driver off HS7 low resistance | V _S = 13.5 V ⁽¹⁾⁽²⁾ | 7 | 150 | 300 | μs | D.101 |
| Output delay time high-side driver off HS7 high resistance | See Figure 13. SPI CSN output timing | 9 | 18 | 45 | μs | D.102 |
| | V _S = 13.5 V ⁽²⁾ | | | | | |
| Output delay time high-side driver on (HB6) | corresponding high-side driver is not active; Rload = 16 Ω | 0.05 | | 5 | μs | D.029 |
| | (from CSN 50% to OUT 20%) | | | | | |
| | V _S = 13.5 V ⁽²⁾ | | | | | |
| Output delay time high-side driver off (HB6) | Rload = 16 Ω | 0.05 | | 7 | μs | D.031 |
| (1.25) | (from CSN 50% to OUT 80%) | | | | | |
| | V _S = 13.5 V ⁽²⁾ | | | | | |
| Output delay time low-side driver on | corresponding high-side driver is not active 3 | 0.05 | | 3 | μs | D.035 |
| (HBO) | Rload = 16 Ω | | | | | |
| | (from CSN 50% to OUT 80%) | | | | | |
| | V _S = 13.5 V ⁽¹⁾ | | | | | |
| Output delay time low-side driver off (HB6) | corresponding high-side driver is not active 1 | 0.05 | | 3 | μs | D.036 |
| | (from CSN 50% to OUT 20%) | | | | | |
| | V _S = 13.5 V ⁽³⁾ | | | | | |
| Output delay time high-side driver on (HB4) | corresponding high-side driver is not active; | 0.05 | | 5 | μs | D.107 |
| | (from CSN 50% to OUT 20%) | | | | | |
| Output delay time high-side driver off | V _S = 13.5 V ⁽³⁾ | 0.05 | | _ | | D 400 |
| (HB4) | (from CSN 50% to OUT 80%) | 0.05 | | / | μs | D.108 |
| | V _S = 13.5 V ⁽³⁾ | | | | | |
| Output delay time low-side driver on (HB4) | corresponding high-side driver is not active; | 0.05 | | 3 | μs | D.109 |
| | (from CSN 50% to OUT 80%) | | | | | |
| Output delay time low-side driver off | V _S = 13.5 V ⁽³⁾ | 0.05 | | 2 | | D 110 |
| (HB4) | (from CSN 50% to OUT 20%) | 0.05 | | 3 | μs | D.110 |
| | V _S = 13.5 V ⁽³⁾ | | | | | |
| Output delay time high-side driver on (HB5) | corresponding high-side driver is not active; | 0.05 | | 5 | μs | D.111 |
| | (from CSN 50% to OUT 20%) | | | | | |
| Output delay time high-side driver off | V _S = 13.5 V ⁽³⁾ | 0.05 | | 7 | μs | D.112 |
| | Output delay time high-side driver on HS7 low resistance Output delay time high-side driver on HS7 high resistance Output delay time high-side driver off HS7 low resistance Output delay time high-side driver off HS7 high resistance Output delay time high-side driver on (HB6) Output delay time high-side driver on (HB6) Output delay time low-side driver on (HB6) Output delay time low-side driver off (HB6) Output delay time high-side driver on (HB4) Output delay time high-side driver on (HB4) Output delay time high-side driver on (HB4) Output delay time low-side driver on (HB4) Output delay time low-side driver on (HB4) Output delay time low-side driver on (HB4) | Output delay time high-side driver on HS7 low resistance $V_S = 13.5 V^{(1)(2)}$ See Figure 13. SPI CSN output timing thish-side driver of HS7 high resistance $V_S = 13.5 V^{(1)(2)}$ Output delay time high-side driver off HS7 high resistance $V_S = 13.5 V^{(1)(2)}$ See Figure 13. SPI CSN output timing thish resistance $V_S = 13.5 V^{(1)(2)}$ See Figure 13. SPI CSN output timing thish resistance $V_S = 13.5 V^{(1)(2)}$ Corresponding high-side driver is not active; Rload = 16 Ω (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(2)}$ Coutput delay time high-side driver off (HB6) $V_S = 13.5 V^{(2)}$ Rload = 16 Ω (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(2)}$ Corresponding high-side driver is not active 3 Rload = 16 Ω (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(1)}$ Corresponding high-side driver is not active 3 Rload = 16 Ω (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active 1 (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active 1 (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ | Output delay time high-side driver on HS7 low resistance $V_S = 13.5 V^{(1)(2)}$ See Figure 13. SPI CSN output timing 15. See Figure 13. SPI CSN output timing 15. We resistance $V_S = 13.5 V^{(1)(2)}$ 7. See Figure 13. SPI CSN output timing 9. This resistance $V_S = 13.5 V^{(1)(2)}$ 7. See Figure 13. SPI CSN output timing 9. Output delay time high-side driver off HS7 high resistance $V_S = 13.5 V^{(2)}$ Corresponding high-side driver is not active; Rload = 16Ω (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(2)}$ Corresponding high-side driver is not active; Rload = 16Ω (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(2)}$ Corresponding high-side driver is not active 3. Rload = 16Ω (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(2)}$ Corresponding high-side driver is not active 3. Rload = 16Ω (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(2)}$ Corresponding high-side driver is not active 3. Rload = 16Ω (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active 1. (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active 1. (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active 1. (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) | Output delay time high-side driver on HS7 low resistance $V_S = 13.5 \ V^{(1)(2)} $ See Figure 13. SPI CSN output timing 15 35 35 Output delay time high-side driver of HS7 low resistance $V_S = 13.5 \ V^{(1)(2)} $ 7 150 Output delay time high-side driver off HS7 low resistance $V_S = 13.5 \ V^{(1)(2)} $ 7 150 Output delay time high-side driver off HS7 low resistance $V_S = 13.5 \ V^{(1)(2)} $ 9 18 Output delay time high-side driver on (HB6) $V_S = 13.5 \ V^{(2)} $ corresponding high-side driver is not active; Rload = 16 Ω (from CSN 50% to OUT 20%) $V_S = 13.5 \ V^{(2)} $ Contact delay time high-side driver on (HB6) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active 3 Rload = 16 Ω (from CSN 50% to OUT 80%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active 3 Rload = 16 Ω (from CSN 50% to OUT 80%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active 1 (from CSN 50% to OUT 80%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active 1 (from CSN 50% to OUT 20%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active 1 (from CSN 50% to OUT 20%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 \ V^{(2)} $ Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 \ V^{(2)} $ Correspon | Output delay time high-side driver on HS7 low resistance $V_S = 13.5 V^{(1)(2)}$ See Figure 13. SPI CSN output timing 15 35 60 0 1457 low resistance $V_S = 13.5 V^{(1)(2)}$ 7 150 300 See Figure 13. SPI CSN output timing 9 18 45 1457 low resistance $V_S = 13.5 V^{(1)(2)}$ 7 150 300 Output delay time high-side driver off HS7 low resistance $V_S = 13.5 V^{(1)(2)}$ 8 26 Figure 13. SPI CSN output timing 9 18 45 145 1457 high resistance $V_S = 13.5 V^{(2)}$ 15 20 Corresponding high-side driver is not active; Rload = 16 Ω (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(2)}$ 17 21 20 Corresponding high-side driver is not active 3 Rload = 16 Ω (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(2)}$ 20 Corresponding high-side driver is not active 1 (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(2)}$ 20 Corresponding high-side driver is not active 1 (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(2)}$ 20 Corresponding high-side driver is not active 1 (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(2)}$ 20 Corresponding high-side driver is not active 1 (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ 20 Corresponding high-side driver is not active 1 (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ 20 Corresponding high-side driver is not active 1 (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ 20 Corresponding high-side driver is not active 2 (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(3)}$ 20 Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(3)}$ 20 Corresponding high-side driver is not active; (from CSN 50% to OUT 80%) $V_S = 13.5 V^{(3)}$ 20 Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ 20 Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ 20 Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ 20 Corresponding high-side driver is not active; (from CSN 50% to OUT 20%) $V_S = 13.5 V^{(3)}$ 30 Corresponding high-side driver is not active; (from CSN 50% | Output delay time high-side driver on HSZ low resistance $V_S = 13.5 V^{(1)(2)}$ See Figure 13. SPI CSN output timing $S = 15.5 \text{J}$ 150 300 300 $S = 15.5 \text{J}$ 150 300 300 $S = 15.5 \text{J}$ 150 300 300 300 300 300 300 300 300 300 3 |

DS14235 - Rev 5 page 21/146



| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Items |
|-------------------------------------|---|---|------|------|------|------|-------|
| | | V _S = 13.5 V ⁽³⁾ | | | | | |
| t _d ON L | Output delay time low-side driver on (HB5) | corresponding high-side driver is not active; | 0.05 | | 3 | μs | D.113 |
| | | (from CSN 50% to OUT 80%) | | | | | |
| 4 | Output delay time low-side driver off | V _S = 13.5 V ⁽³⁾ | 0.05 | | 3 | | D.114 |
| t _{d OFF L} | (HB5) | (from CSN 50% to OUT 20%) | 0.05 | | 3 | μs | D.114 |
| _ | Output delay time high-side driver | V _S = 13.5 V, V1 = 5 V, | | | | | D 445 |
| T _{d OFF H} | HS8,HS9 OFF (delay between CSN or DIR 50% to OUT at 20% of VS) | $R_{load} = 128 \Omega$ | 5 | | 70 | μs | D.115 |
| _ | Output delay time high-side driver | V _S = 13.5 V, V1 = 5 V, | 2 | | | | D 440 |
| T _{d ON H} | HS8,HS9 ON (delay between CSN or DIR 50% to OUT at 20% of VS) | R_{load} = 128 Ω | 2 | | 50 | μs | D.116 |
| | Output delay time high-side driver | V _S = 13.5 V, V1 = 5 V, | | | | | |
| T _{d OFF H} | OFF (HS11,,HS,HS0) (delay between CSN or DIR 50% to OUT at 20% of | $R_{load} = 128 \Omega$ | 20 | | 140 | μs | D.034 |
| | VS) | 1 Todu 1 - 1 - 1 | | | | | |
| _ | Output delay time high-side driver ON (HS11,,HS,HS0) (delay between | V _S = 13.5 V, V1 = 5 V, | 10 | | 00 | | D 000 |
| T _{d ON H} | CSN or DIR 50% to OUT at 80% of VS) | R_{load} = 128 Ω | 10 | | 60 | μs | D.033 |
| t _{CCP} | Cross current protection time HB4, HB6 | | 180 | 300 | 500 | μs | D.038 |
| | Slew rate for drivers HS7-HS, HS0 | $V_S = 13.5 V^{(1)(2)(3)(4)}$ | | 0.2 | | V/µs | D.040 |
| d _{VOUT/dt} | Slew rate on output drivers HB4,HB5, HB6 controlled by PWM4-5 / PWM6 | $V_S = 13.5 V^{(1)(2)(3)(4)}$ | 6 | 10 | 20 | V/µs | D.117 |
| d _{Vmax/dt} ⁽⁵⁾ | Maximum external applied slew rate on HB4-HB6 without switching on the | | 20 | | | V/µs | D.041 |
| | LS and HS PWM switching frequency | | | | | | |
| f _{PWM1} | Tested by scan | $V_S/V_{SREG} = 13.5 V$ | | 100 | | Hz | D.043 |
| | PWM switching frequency | | | | | | |
| f _{PWM2} | Tested by scan | V_S/V_{SREG} = 13.5 V | | 200 | | Hz | D.044 |
| DC1 | SPI configurable duty cycle for HS7 HS and HS0 | 0.1% steps | 0.1 | | 100 | % | D.118 |
| | Tested by scan | | | | | ,,, | 30 |

- 1. $R_{load} = 16 \Omega$ at HB6 and HS7 in low on-resistance mode.
- 2. R_{load} = 128 Ω at HS8, HS9, HS11, HS12, HS13, HS14, HS15, HS0 and HS7 in high on-resistance mode.
- 3. $R_{load} = 4 \Omega$ at HB4,HB5.
- 4. Slope $d_{VOUT/dt}$ is measured between 20% and 80% of the final output voltage value.
- 5. Parameter specified by design, not tested in production.

DS14235 - Rev 5 page 22/146



2.4.12 Output current thresholds

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. 6 V < V_S < 28 V; 6 V < V_{SREG} < 28 V; T_J = -40 °C to 150 °C, unless otherwise specified.

Table 18. Output current thresholds

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--|---|--|------|------|------|------|-------|
| l ^I sc ₆ | Short-current threshold HS and LS | V_S = 13.5 V, V1 = 5 V, sink full V_S range is specified by design | 5 | | 11 | А | D.049 |
| llsc4 | Short-current threshold HS and LS | V_S = 13.5 V, V1 = 5 V, sink full V_S range is specified by design | 9 | | 19 | Α | D.119 |
| Isc5 | Short-current threshold HS and LS | V_S = 13.5 V, V1 = 5 V, sink full V_S range is specified by design | 10 | | 21 | Α | D.120 |
| lloc4 | Overcurrent threshold HS and LS | V _S = 13.5 V, sink and source | 6 | | 9.2 | Α | D.124 |
| I _{OC5th1} | Overcurrent threshold HS and LS of HB5 (config. 1) | V _S = 13.5 V, | 3.4 | 4 | 5.3 | Α | D.125 |
| I _{OC5th2} | Overcurrent threshold HS and LS of HB5 (config. 2) | Current limitation set by CR16, | 5.1 | 6 | 7.9 | Α | D.126 |
| I _{OC5th3} | Overcurrent threshold HS and LS of HB5 (config. 3) | bit 14 and 15 | 7.5 | | 10.5 | Α | D.127 |
| I _{OC6th1} | Overcurrent threshold HS and LS of HB6 (config. 1) | V _S = 13.5 V, | 1.5 | 2 | 2.7 | Α | D.128 |
| I _{OC6th2} | Overcurrent threshold HS and LS of HB6 (config. 2) | Current limitation set by CR16, | 2.25 | 3 | 4 | Α | D.129 |
| I _{OC6th3} | Overcurrent threshold HS and LS (config. 3) | bit 16 and 17 | 3 | 4 | 4.9 | А | D.052 |
| llaad | Overcurrent threshold HS in low on-resistance mode | | 1.5 | | 2.5 | А | D.053 |
| loc7 | Overcurrent threshold HS in high on-resistance mode | | 0.35 | | 0.65 | Α | D.054 |
| Ilocs , Ilocs | | V _S = 13.5 V, source | 0.5 | | 1 | Α | D.059 |
| loc11 , loc12 , | Overcurrent threshold HS | | | | | | |
| I _{OC13} , I _{OC14} , | Overcurrent threshold H3 | | 0.19 | | 0.35 | Α | D.062 |
| 11 _{0C15} , 1 _{0C0} | | | | | | | |
| II _{CCM7} , II _{CCM8} , | | | | | | | |
| II _{CCM9} I, II _{CCM11} I, | Constant current mode value for | V 40.5.V | | | | | |
| I _{ССМ12} , I _{ССМ13} , | HS7 (in high on-resistance | $V_S = 13.5 \text{ V};$ | 100 | | | mA | D.064 |
| I _{ССМ14} , I _{ССМ15} , | mode) to HS15 and HS0 | $HSx_CCM = 1 (x = 7 \text{ to } 15, 0)$ | | | | | |
| I _{CCM0} | | | | | | | |
| tCCMtimeout | Constant current mode expiration time | HSx_CCM = 1 (x = 7 to 15, 0) tested by scan | | 20 | | ms | D.065 |
| t _{FSC} | Filter time of short-current signal in half bridge outputs | Tested by scan | 1 | 3 | 6.5 | μs | D.066 |
| t _{FOC} | Filter time of overcurrent signal in HS11,, HS15 and HS0 | Tested by scan | 38.4 | 48 | 67.6 | μs | D.137 |
| t _{BLK} | Blanking time of overcurrent signal (all outputs) and of short- circuit current signal in half bridges | Tested by scan | 32 | 40 | 58 | μs | D.067 |

DS14235 - Rev 5 page 23/146



| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--|---|---|------|------|------|------|-------|
| tFOC_PWM ⁽¹⁾ | Filter time of overcurrent signal in all half bridges in PWM mode (no blanking time t _{BLK} applied) | | 5 | 9 | 12 | μs | D.135 |
| t _{FSC_PWM} ⁽¹⁾ | Filter time of short-circuit current signal in all half bridges in PWM mode (no blanking time t _{BLK} applied) | | 4 | 7 | 10 | μs | D.136 |
| t _{OCR00} | T _{ON} time of overcurrent signal in | xx_OCR_TON[0,1] = 00 | | 88 | | μs | D.068 |
| t _{OCR01} | HB4, HB6, HS7,, HS9 (includes blanking time t _{BLK} and | xx_OCR_TON[0,1] = 01 | | 80 | | μs | D.069 |
| t _{OCR10} | is also valid if OCR is disabled) | xx_OCR_TON[0,1] = 10 | | 72 | | μs | D.070 |
| t _{OCR11} | Tested by scan | xx_OCR_ TON[0,1] = 11 | | 64 | | μs | D.071 |
| f _{OCR00} | | xx_OCR_FREQ[0,1] = 00 | | 1.7 | | kHz | D.072 |
| f _{OCR01} | Recovery frequency for OC | xx_OCR_FREQ[0,1] = 01 | | 2.2 | | kHz | D.073 |
| f _{OCR10} | Tested by scan | xx_OCR_FREQ[0,1] = 10 | | 3 | | kHz | D.074 |
| f _{OCR11} | | xx_OCR_FREQ[0,1] = 11 | | 4.4 | | kHz | D.075 |
| I _{OLD6} ⁽²⁾ | Undercurrent threshold HS and | V = 42.5 V sink and source | 1 | 30 | 95 | mA | D.079 |
| I _{OLD4} ⁽²⁾ , I _{OLD5} ⁽²⁾ | LS | V_S = 13.5 V, sink and source | 30 | 150 | 300 | mA | D.133 |
| 11 1(2) | Undercurrent threshold HS in low on-resistance mode | | 15 | 50 | 90 | mA | D.081 |
| I _{OLD7} ⁽²⁾ | Undercurrent threshold HS in high on-resistance mode | | 3 | 12 | 25 | mA | D.082 |
| I _{OLD8} ⁽²⁾ , I _{OLD9} | Undercurrent threshold HS | V _S / V _{SREG} = 13.5 V source | 10 | 20 | 30 | mA | D.083 |
| I _{OLD11} ⁽²⁾ , I _{OLD12} ⁽²⁾ , | | | | | | | |
| I _{OLD13} ⁽²⁾ , I _{OLD14} ⁽²⁾ , | Undercurrent threshold HS | | 0.2 | 0.65 | 1.5 | mA | D.086 |
| I _{OLD15} , I _{OLD0} ⁽²⁾ | | | | | | | |
| t _{FOL} | Filter time of open-load signal | Duration of open-load condition to set the status bit. Tested by scan | | 200 | | μs | D.092 |

^{1.} Parameter specified by design, not tested in production.

DS14235 - Rev 5 page 24/146

^{2.} I_{OLD} parameters, in the range 8 V to 16 V, are specified by design and evaluated by characterization. Production testing is done at 13.5 V.

A.080

kΩ



R_{GSLx}

2.4.13 H-bridge driver

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \text{ V} < \text{V}_S < 28 \text{ V}$, $6 \text{ V} < \text{V}_{SREG} < 28 \text{ V}$, $T_J = -40 \,^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$, unless otherwise specified.

Symbol **Parameter Test condition** Min. Тур. Max. Unit Item Average charge current (charge stage) $T_J = 25^{\circ}C$ 0.1 0.3 0.75 A.069 Α I_{GHx(Ch)} $V_{SHx} = 0 \text{ V}, I_{GHx} = 50 \text{ mA}, T_{J} = 25^{\circ}\text{C}$ 4 8 12 A.070 0 On-resistance **R**GHx (discharge stage) $V_{SHx} = 0 \text{ V, } I_{GHx} = 50 \text{ mA, } T_{J} = 125^{\circ}\text{C}$ 12 Ω A.071 18 $V_S = SH = 6 V; I_{CP} = 15 mA$ $V_{SHx} + 6$ ٧ A.072 V_{GHHx} Gate on voltage $V_S = SH = 12 V; I_{CP} = 15 mA$ V_{SHx} + 8 | V_{SHx} + 10 | V_{SHx} + 11.5 ٧ A.073 Measurement of the slope between **R**GSHx Passive gate clamp resistance 15 A.074 kΩ $V_{GHx} = 6 V$ and $V_{GHx} = 3 V$ **Drivers for external low-side Power MOSFET** Average charge current (charge stage) $T_J = 25^{\circ}C$ 0.3 0.75 A.075 I_{GLx(Ch)} Α $V_{SLx} = 0 \text{ V}, I_{GLx} = 50 \text{ mA}, T_{J} = 25^{\circ}\text{C}$ 8 12 Ω A.076 $\mathsf{R}_{\mathsf{GLx}}$ On-resistance (discharge stage) $V_{SLx} = 0 \text{ V}, I_{GLx} = 50 \text{ mA}, T_J = 125^{\circ}\text{C}$ 12 18 0 A.077 $V_S = 6 \text{ V}; I_{CP} = 15 \text{ mA}$ A.078 $V_{SLx} + 6$ V V_{GHLx} Gate on voltage $V_S = 12 \text{ V}; I_{CP} = 15 \text{ mA}$ $V_{SLx} + 8$ $V_{SLx} + 11.5$ A.079 V_{SLx} + 10 ٧

Table 19. H-bridge driver

2.4.14 Gate drivers for the external Power MOSFET switching times

Passive gate clamp resistance

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \text{ V} < \text{V}_S < 28 \text{ V}$; $6 \text{ V} < \text{V}_{SREG} < 28 \text{ V}$; $7_J = -40 \,^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$, unless otherwise specified.

15

Table 20. Gate drivers for external Power MOSFET switching times

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|-------------------------------------|--|---|------|-------------------------------------|------|------|-------|
| T _{G(HL)xHL} | Propagation delay time high to low (switch mode) ⁽¹⁾ | $V_S = 13.5 \text{ V}, V_{SHx} = 0,$ $R_G = 0 \Omega, C_G = 2.7 \text{ nF}$ | | 1.5 | | μs | A.081 |
| T _{G(HL)xLH} | Propagation delay time low to high (switch mode) ⁽¹⁾ | $V_S = 13.5 \text{ V}, V_{SLx} = 0,$ $R_G = 0 \Omega, C_G = 2.7 \text{ nF}$ | | 1.5 | | μs | A.082 |
| I _{GHxrmax} | Maximum source current (current mode) | V _S = 13.5 V, V _{SHx} = 0, V _{GHx} = 1 V, SLEW<4:0> = 1FH | | 32 | | mA | A.083 |
| I _{GHxfmax} | Maximum sink current (current mode) | V _S = 13.5 V, V _{SHx} = 0, V _{GHx} = 2 V, SLEW<4:0> = 1FH | | 32 | | mA | A.084 |
| d _{IIGHxr} | Source current accuracy | V _S = 13.5 V, V _{SHx} = 0 V, V _{GHx} = 1 V | | See Figure 7. IGHxr range (a) | | | A.085 |
| d _{IIGHxf} | Sink current accuracy | V _S = 13.5 V, V _{SHx} = 0 V, V _{GHx} = 2 V | | See Figure 8. IGHxf range (b) | | | A.086 |
| V _{DSHxrSW} ⁽²⁾ | Switching voltage (V _S -V _{SH}) between current mode and switch mode (rising) | V _S = 13.5 V | 0.4 | 1.5 | 2.6 | V | A.087 |
| V _{DSHxfSW} ⁽²⁾ | Switching voltage | V _S = 13.5 V | 0.4 | 1.5 | 2.6 | V | A.088 |

DS14235 - Rev 5 page 25/146




| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|----------------------|---|---|------|------|------|------|------|
| | (V _S -V _{SH}) between switch mode and current mode (falling) | | | | | | |
| t _{0GHxr} | Rise time (switch mode) | $V_S = 13.5 \text{ V}, V_{SHx} = 0 \text{ V},$ $R_G = 0 \Omega, C_G = 2.7 \text{ nF}$ | | 45 | | ns | A.08 |
| t _{0GHxf} | Fall time (switch mode) | $V_S = 13.5 \text{ V}, V_{SHx} = 0 \text{ V},$ $R_G = 0 \Omega, C_G = 2.7 \text{ nF}$ | | 85 | | ns | A.09 |
| t _{0GLxr} | Rise time | $V_S = 13.5 \text{ V}, V_{SLx} = 0 \text{ V},$ $R_G = 0 \Omega, C_G = 2.7 \text{ nF}$ | | 45 | | ns | A.09 |
| t _{0GLxf} | Fall time | $V_S = 13.5 \text{ V}, V_{SLx} = 0 \text{ V},$ $R_G = 0 \Omega, C_G = 2.7 \text{ nF}$ | | 85 | | ns | A.09 |
| t _{ccp0010} | Programmable cross current protection time | Tested by scan | | 750 | | ns | A.09 |
| t _{ccp0011} | Programmable cross current protection time | Tested by scan | | 1000 | | ns | A.09 |
| t _{ccp0100} | Programmable cross current protection time | Tested by scan | | 1250 | | ns | A.09 |
| t _{ccp0101} | Programmable cross current protection time | Tested by scan | | 1500 | | ns | A.09 |
| t _{ccp0110} | Programmable cross current protection time | Tested by scan | | 1750 | | ns | A.09 |
| t _{ccp0111} | Programmable cross current protection time | Tested by scan | | 2000 | | ns | A.10 |
| t _{ccp1000} | Programmable cross current protection time | Tested by scan | | 2250 | | ns | A.10 |
| t _{ccp1001} | Programmable cross current protection time | Tested by scan | | 2500 | | ns | A.10 |
| t _{ccp1010} | Programmable cross current protection time | Tested by scan | | 2750 | | ns | A.10 |
| t _{ccp1011} | Programmable cross current protection time | Tested by scan | | 3000 | | ns | A.10 |
| t _{ccp1100} | Programmable cross current protection time | Tested by scan | | 3250 | | ns | A.10 |
| t _{ccp1101} | Programmable cross current protection time | Tested by scan | | 3500 | | ns | A.10 |
| t _{ccp1110} | Programmable cross current protection time | Tested by scan | | 3750 | | ns | A.10 |
| t _{ccp1111} | Programmable cross current protection time | Tested by scan | | 4000 | | ns | A.10 |
| f _{PWMH} | PWMH switching frequency (1) | V_S = 13.5 V, V_{SLx} = 0, R_G = 0 Ω , C_G = 2.7 nF, PWMH-duty-cycle = 50% | | | 50 | kHz | A.10 |

^{1.} Without cross-current protection time t_{CCP} .

DS14235 - Rev 5 page 26/146

^{2.} Specified by design, not tested in production.





DS14235 - Rev 5 page 27/146



Figure 7. IGHxr range (a)

IGHxr accuracy





Figure 8. IGHxf range (b)

IGHxf accuracy



DS14235 - Rev 5 page 28/146



2.4.15 Drain-source monitoring external H-bridge

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \text{ V} < \text{V}_S < 28 \text{ V}$, $6 \text{ V} < \text{V}_{SREG} < 28 \text{ V}$, $T_J = -40 \text{ to } 150 ^{\circ}\text{C}$, unless otherwise specified.

Table 21. Drain-source monitoring external H-bridge

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|----------------------|---------------------------------------|---|------|------|------|------|-------|
| V _{scd1_HS} | Drain-source threshold voltage on HS | | 0.4 | 0.55 | 0.7 | ٧ | A.110 |
| V _{scd1_LS} | Drain-source threshold voltage on LS | | 0.3 | 0.45 | 0.6 | V | A.196 |
| V _{scd2_HS} | Drain-source threshold voltage on HS | | | 1.05 | 1.2 | ٧ | A.111 |
| V _{scd2_LS} | Drain-source threshold voltage on LS | | 0.75 | 0.95 | 1.15 | V | A.197 |
| V _{scd3_HB} | Drain-source threshold voltage | | 1.27 | 1.5 | 1.73 | V | A.112 |
| V _{scd4_HB} | Drain-source threshold voltage | | 1.7 | 2 | 2.3 | V | A.113 |
| t _{SCd_HB} | Drain-source monitor filter time | Tested by scan | | 6 | | μs | A.117 |
| t _{scs_HB} | Drain-source comparator settling time | V_S = 13.5 V, V_{SH} = jump from GND to V_S | | | 5 | μs | A.118 |

2.4.16 Open-load monitoring external H-bridge

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \text{ V} < \text{V}_S < 28 \text{ V}$, $6 \text{ V} < \text{V}_{SREG} < 28 \text{ V}$, $T_J = -40 \text{ to } 150 ^{\circ}\text{C}$, unless otherwise specified.

Table 22. Open-load monitoring external H-bridge

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--------------------|---|---|---------------------|---------------------|---------------------|------|-------|
| V _{ODSL} | Low-side drain-source monitor low threshold voltage | V _{SLx} = 0 V; V _S = 13.5 V | 0.05xV _S | 0.15xV _S | 0.25xV _S | V | A.130 |
| V _{ODSH} | Low-side drain-source monitor high off threshold voltage | V _{SLx} = 0 V; V _S = 13.5 V | 0.75xV _S | 0.85xV _S | 0.95xV _S | V | A.131 |
| V _{OLSHx} | Output voltage of selected $S_{\mbox{\scriptsize Hx}}$ in open-load test mode | V _{SLx} = 0 V; V _S = 13.5 V | 0.4xV _S | 0.5xV _S | 0.6xV _S | V | A.132 |
| R _{pdOL} | Pulldown resistance of the non selected $S_{\mbox{\scriptsize Hx}}$ pin in open-load mode | V _{SLx} = 0 V; V _S = 13.5 V; V _{SHX} = 4.5 V | | 20 | | kΩ | A.133 |
| t _{OL_HB} | Open-load filter time | Tested by scan | | 2 | | ms | A.134 |

2.4.17 External interrupts (EI1, EI2)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. $6 \text{ V} < V_{SREG} < 28 \text{ V}$, T_J = -40 to 150°C, unless otherwise specified.

Table 23. External interrupts

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--------------------------|---|--------------------------|------------------------|------------------------|------------------------|------|--------|
| V _{WU_THn} | Wake-up negative edge threshold voltage | | 0.4 V _{SREG} | 0.45 V _{SREG} | 0.5 V _{SREG} | V | A.159 |
| V _{WU_THp} | Wake-up positive edge threshold voltage | | 0.5 V _{SREG} | 0.55 V _{SREG} | 0.65 V _{SREG} | V | A.160 |
| V _{HYST} | Hysteresis | | 0.05 V _{SREG} | 0.1 V _{SREG} | 0.15 V _{SREG} | V | A.161 |
| t _{wu_stat} | Static wake filter time | Tested by scan | | 64 ⁽¹⁾ | | μs | A.162 |
| 1 | Input current in standby mode on Elx pins | V _{WU} < 1 V or | 2 | 30 | 60 | μA | A.163 |
| I _{wu_stdby} In | input current in standby mode on Eix pins | $V_{WU} > (V_S - 1.5 V)$ | | 30 | 00 | μΑ | A. 103 |

DS14235 - Rev 5 page 29/146



| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|---------------------|---|----------------|------|------|------|------|-------|
| R _{wu_act} | Input resistor to Gnd in active mode and in standby mode during wake-up input sensing | | 80 | 160 | 300 | kΩ | A.164 |
| t _{wu_cyc} | Cyclic wake filter time | Tested by scan | | 16 | | μs | A.165 |

^{1.} Specified by design, not tested in production.

2.4.18 CAN FD transceiver

ISO 11898-2:2016 compliant.

SAE J2284 compliant.

The voltages are referred to GND and currents are assumed positive when the current flows into the pin.

6 V < V_{SREG} < 18 V, 4.8 V < $V_{cansup.}$ < 5.2 V, T_{J} = -40°C to 150°C, unless otherwise specified.

 $-12 \text{ V} \le (\text{CANH} + \text{CANL})/2 \le 12 \text{ V}.$

Table 24. CAN communication operating range

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|-------------------------------|---|--|------|------|------|------|-------|
| V _{SREG_Transmitter} | Supply voltage operating range for CAN transmitter ⁽¹⁾ | | 5.5 | | 18 | V | E.001 |
| V _{SREG_Receiver} | Supply voltage operating range for CAN receiver | | 5 | | 18 | ٧ | E.093 |
| V _{CANSUPlow} | CAN supply low voltage flag | V _{V1} = V _{CANSUP} decreasing | 3.9 | 4.2 | 4.5 | ٧ | E.002 |
| V _{CANHL,CM} | Common mode bus voltage (VCANH + VCANL)/2 | Measured with respect to the ground of each CAN transceiver | -12 | | 12 | V | E.003 |
| ITRCV | Transceiver current consumption during normal mode | Active mode: $R_L = \text{from } 50 \ \Omega \ \text{to } 65 \ \Omega, \ C_{RXD} = 15 \ \text{pF},$ $70\% \ V_{RXDC} \ (\text{rising}) - 30\% \ V_{RXDC} \ (\text{falling}),$ $TXD \ \text{rise and fall time} = 10 \ \text{ns}$ $(10\% - 90\%, 90\% - 10\%),$ $Test \ \text{signal to be applied on the TXD input of the implementation is a square wave signal with a positive duty cycle of 1/6 and a period of six times the nominal recessive bit width rectangular pulse signal T_{TXDC} = 6^*TBIT^{(2)}, high \ pulse \ 1^*TBIT, \ low \ pulse \ 5^*TBIT$ | | | 120 | mA | E.094 |
| I _{TRCV_short} | Transceiver current consumption during output short | R_L = 50 Ω to 65 Ω , V_{CANH} = -3 V or V_{CANL} = 40 V | | | 120 | mA | E.095 |
| I _{TRCVLPbias} | Transceiver current consumption; biasing active | R_L = from 50 to 65 Ω , $V_{TXDC} = V_{TXDCHIGH}$, | | 400 | 600 | μА | E.096 |
| I _{TRCVLP} | Transceiver current consumption during low-power mode; biasing inactive | $R_L = 50 \Omega$ to 65 Ω , $V_{TXDC} = V_{TXDCHIGH}$ | | | 50 | μА | E.097 |

^{1.} At $V_{SREG} < V_{SREG_Tranmitter(min)}$ the transceiver shall enter high impedance state.

DS14235 - Rev 5 page 30/146

^{2.} The bit time T_{BIT} is the nominal bit time at a given bit rate ($T_{BIT} = 1/BR$). For example: at BR = 2 Mb/s => $T_{BIT} = 500$ ns.



Table 25. CAN transmit data input: pin TXDC

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--------------------------------|---|--|------|------|------|------|-------|
| V _{TXDCLOW} | Input voltage dominant level | Active mode | 1.0 | 1.45 | 2.0 | ٧ | E.004 |
| V _{TXDCHIGH} | Input voltage recessive level | Active mode | 1.2 | 1.85 | 2.3 | V | E.005 |
| V _{TXDCHYS} | V _{TXDCHIGH} - V _{TXDCLOW} | Active mode | 0.2 | | 0.7 | V | E.006 |
| R _{TXDCPU} | TXDC pull-up resistor | Active Mode | 20 | 50 | 110 | kΩ | E.007 |
| t _d ,TXDC(dom-rec) | TXDC - CAN _{H,L} delay time dominant - recessive | R _L = from 50 Ω to 65 Ω, 70 % VTXD – 30% VDIFF, 5.5 V \leq V _S \leq 18 V, TXDC rise time = 10 ns (10% - 90%) | | 120 | | ns | E.008 |
| t _d ,TXDC(rec-diff) | TXDC - CAN _{H,L} delay time recessive - dominant | R _L = from 50 Ω to 65 Ω , 30 % V _{TXD} – 70% V _{DIFF} , 5.5 V ≤ V _S ≤ 18 V, TXDC fall time = 10 ns (90% - 10%) | | 120 | | ns | E.009 |
| t _{dom(TXDC)} | TXDC dominant time-out | Tested by scan | 0.8 | 2 | 5 | ms | E.010 |

Table 26. CAN receive data output: pin RXDC

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--|---|--|--------|--------|------|------|-------|
| V _{RXDCLOW} | Output voltage dominant level | Active mode, I _{RXDC} = 2 mA | 0 | 0.2 | 0.5 | ٧ | E.011 |
| V _{RXDCHIGH} | Output voltage recessive level | Active mode, I _{RXDC} = -2 mA | V1-0.5 | V1-0.2 | V1 | V | E.012 |
| t _{r,RXDC} (1) | RXDC rise time | C _L = 15 pF, 30% - 70% V _{RXDC} | 0 | | 25 | ns | E.013 |
| t _{f,RXDC} ⁽¹⁾ | RXDC fall time | C _L = 15 pF, 70% - 30% V _{RXDC} | 0 | | 25 | ns | E.014 |
| t _{d,RXDC(dom-rec)} ⁽¹⁾ | CAN _{H,L} – RXDC delay time dominant - recessive | C _L = 15 pF, 30% V _{DIFF} - 70% V _{RXDC} | | 120 | | ns | E.015 |
| t _d ,RXDC(rec - dom) ⁽¹⁾ | CAN _{H,L} – RXDC delay time recessive - dominant | $C_L = 15 \text{ pF},$ $70\% \text{ V}_{DIFF} - 30\% \text{ V}_{RXDC}$ | | 120 | | ns | E.016 |

^{1.} Specified by design, not tested in production.

Table 27. CAN transmitter dominant output characteristics

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|-----------------------|---|---|------|------|------|------|-------|
| V _{CANHdom} | Single ended CANH voltage level in dominant state | $V_{TXDC} = V_{TXDCLOW}$, R _L = from 50 Ω to 65 Ω | 2.75 | 3.5 | 4.5 | V | E.017 |
| V _{CANLdom} | Single ended CANL voltage level in dominant state | $V_{TXDC} = V_{TXDCLOW}$, R _L = from 50 Ω to 65 Ω | 0.5 | 1.5 | 2.25 | V | E.018 |
| V _{DIFF,dom} | Differential output voltage in dominant state: V _{CANHdom} - V _{CANLdom} | $V_{TXDC} = V_{TXDCLOW}$, $R_L = \text{from } 50 \Omega \text{ to } 65 \Omega$ | 1.5 | 2.0 | 3 | V | E.019 |
| V _{DIFF_Arb} | Differential output voltage in dominant state during arbitration: VCANHdom-VCANLdom | $V_{TXDC} = V_{TXDCLOW}, R_L = 2240 \Omega$ | 1.5 | | 5 | V | E.099 |

DS14235 - Rev 5 page 31/146



| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|---------------------------------|--|--|------|------|------|------|-------|
| V _{DIFF,dom_ext} | Differential output voltage in dominant state on extended bus load range: V _{CANHdom} -V _{CANLdom} | V_{TXDC} = $V_{TXDCLOW}$, R_L = from 45 Ω to 70 Ω | 1.4 | | 3.3 | V | E.100 |
| V _{DIFF,dom} VsLow | Differential output voltage in dominant state: V _{CANHdom} -V _{CANLdom} at low VS | $V_{TXDC} = V_{TXDCLOW}$, $R_L = \text{from } 50 \Omega \text{ to } 65 \Omega$, $5 \text{ V} < \text{V}_S < 5.5 \text{ V}$ (1) | 1.35 | | 3 | V | E.101 |
| V _{DIFF,dom_ext_VsLow} | Differential output voltage in dominant state: $V_{CANHdom}\text{-}V_{CANLdom}$ with 45 Ω to70 Ω load at low V_{S} | $V_{TXDC} = V_{TXDCLOW},$ $R_{L} = \text{from } 45 \ \Omega \text{ to } 70 \ \Omega,$ $5 \ V < V_{S} < 5.5 \ V^{(1)}$ | 1.25 | | 3.3 | V | E.102 |
| V _{SYM} | Driver symmetry V _{SYM} = (V _{CANH} + V _{CANL})/ V _{CANSUP} V _{CANSUP} = 5 V (2) | $R_L = 60 \Omega \pm 1\%,$ $f_{TXDC} = 1 \text{ MHz},^{(3)}$ $C_{SPLIT} = 4.7 \text{ nF } (\pm 5\%)$ | 0.9 | 1 | 1.1 | | E.020 |
| I _{OCANH,dom} (-3V) | CANH output current in dominant state | $V_{TXDC} = V_{TXDCLOW}$, $V_{CANH} = $ from -3 V to 18 V | -115 | | 115 | mA | E.021 |
| I _{OCANL,dom} (18V) | CANL output current in dominant state | V _{TXDC} = V _{TXDCLOW} , V _{CANL} = from - 3 V to 18 V | -115 | | 115 | mA | E.022 |
| I _{OCANH,dom (40V)} | CANH output current in dominant state | $V_{TXDC} = V_{TXDCLOW},$ $V_{CANH} = 40 \text{ V}, V_{S} = 40 \text{ V}$ | 0 | | 15 | mA | E.023 |
| IOCANL,dom (40V) | CANL output current in dominant state | $V_{TXDC} = V_{TXDCLOW}, V_{CANL} = 40 \text{ V},$ $V_{S} = 40 \text{ V}$ | 0 | | 115 | mA | E.024 |

^{1.} V_S at device pin after reverse battery protection, while application is supplied with 6 V. Operating condition has to be adapted, if a higher voltage drop occurs in the application.

Table 28. CAN transmitter recessive output characteristics, CAN normal mode

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--------------------------|--|---|------|------|------|------|-------|
| V _{CANHrec} | CANH voltage level in recessive state (normal mode) | $V_{TXDC} = V_{TXDCHIGH}$, no load | 2 | 2.5 | 3 | V | E.025 |
| V _{CANLrec} | CANL voltage level in recessive state (normal mode) | $V_{TXDC} = V_{TXDCHIGH}$, no load | 2 | 2.5 | 3 | V | E.026 |
| V _{DIFF,recOUT} | Differential output voltage in recessive state (normal mode): VCANHrec-VCANLrec | V _{TXDC} = V _{TXDCHIGH} , no load | -50 | | 50 | mV | E.027 |

Note: CAN normal mode: tested in TRX ready state while the device is in active mode.

DS14235 - Rev 5 page 32/146

^{2.} If it is an external pin, it should be supplied externally.

^{3.} Measurement equipment input load < 20 pF, > 1 MΩ, guaranteed by E.017, E.018, E.021, E.022, E.045, E.046 measurements.



Table 29. CAN receiver input characteristics during CAN normal mode

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|------------------------|--|---|------|------|-------|------|-------|
| V _{THdom} | Differential receiver threshold voltage recessive to | -12 V≤ V _{CANH} ≤12 V, | 0.5 | | 0.9 | V | E.034 |
| | dominant state | 12 V≤ V _{CANL} ≤12 V | | | | | |
| V. | Differential deminant input level voltage range | -12 V \leq V _{CANH} \leq 12 V, -12 V \leq V _{CANL} \leq 12 V | 0.9 | | 10 | W | E.103 |
| V _{dom_range} | Differential dominant input level voltage range | -12 V ≤ V _{CANL} ≤ 12 V | 0.9 | | 10 | V | ⊑.103 |
| V _{THrec} | Differential receiver threshold voltage dominant to | 12 V \leq V _{CANH} \leq 12 V, -12 V \leq V _{CANL} \leq 12 V | 0.5 | | 0.9 | V | E.035 |
| VIHrec | recessive state | -12 V ≤ V _{CANL} ≤ 12 V | 0.5 | | 0.9 | V | L.033 |
| V | Differential recessive input level voltage range | -12 V \leq V _{CANH} \leq 12 V, -12 V \leq V _{CANL} \leq 12 V | -5 | | 0.5 | V | E.104 |
| V _{rec_range} | Differential recessive input level voltage range | -12 V ≤ V _{CANL} ≤ 12 V | -5 | | 0.5 V | V | ⊏.104 |

Note: CAN normal mode: tested in TRX ready state while the device is in active mode.

Table 30. CAN receiver input characteristics during CAN low-power mode, biasing inactive

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|----------------------------|---|---|------|------|------|------|-------|
| V _{THdomLP} | Differential receiver threshold voltage recessive to dominant state | 12 V \leq V _{CANH} \leq 12 V, -12 V \leq V _{CANL} \leq 12 V | 0.4 | | 1.15 | V | E.038 |
| V _{dom_range_LP} | Differential dominant input level voltage range | -12 V \leq V _{CANH} \leq 12 V, -12 V \leq V _{CANL} \leq 12 V | 1.15 | | 10 | V | E.105 |
| V _{THrecLP} | Differential receiver threshold voltage dominant to recessive state | 12 V \leq V _{CANH} \leq 12 V, -12 V \leq V _{CANL} \leq 12 V | 0.4 | | 1.15 | V | E.039 |
| V _{rec_range_LP} | Differential recessive input level voltage range | $-12 V \le V_{CANH} \le 12 V,$ $-12 V \le V_{CANL} \le 12 V$ | -5 | | 0.4 | V | E.106 |
| V _{CANHrecLP} | CANH output voltage in recessive state | | -0.1 | | 0.1 | V | E.120 |
| V _{CANLrecLP} | CANL output voltage in recessive state | | -0.1 | | 0.1 | V | E.121 |
| V _{DIFF,recOUTLP} | Differential output voltage in recessive state: V _{CANHrecLP} -V _{CANLrecLP} | | -0.2 | | 0.2 | V | E.122 |

Note: CAN low-power mode, biasing inactive: tested in CAN TRX STDBY (bias off) state while the device is in active mode, V1_Standby mode and VBAT_Standby mode.

Table 31. CAN receiver input resistance

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--------------------------|----------------------------------|--|-------|------|------|------|-------|
| Raiff | | V _{TXDC} = V _{TXDCHIGH} , No load | | | | | |
| | Differential internal resistance | $R_{diff} = R_{CANH} + R_{CANL}$ | 12 | | 100 | kΩ | E.040 |
| | | $-2 \text{ V} \le \text{V}_{CANH} \le 7 \text{ V}, -2 \text{ V} \le \text{V}_{CANL} \le 7 \text{ V}^{(1)}$ | | | | | |
| D | Single ended internal resistance | V _{TXDC} = V _{TXDCHIGH} , No load | 6 | | 50 | kΩ | E.041 |
| R _{CANH} , CANL | | $-2 \text{ V} \le \text{V}_{CANH} \le 7 \text{ V}, -2 \text{ V} \le \text{V}_{CANL} \le 7 \text{ V}^{(1)}$ | 0 | | 50 | K12 | □.041 |
| | | Biasing active, V _{TXDC} = V _{TXDCHIGH} , no load, | | | | | |
| m _R | Internal resistance | $m_R = 2 x (R_{CAN_H} - R_{CAN_L}) / (R_{CAN_H} + R_{CAN_L}),$ | -0.03 | | 0.03 | | E.042 |
| | matching R _{CANH,CANL} | 10 $k\Omega$ resistor between CANH-CANL pin with external 5 V | | | | | |

DS14235 - Rev 5 page 33/146



| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|-------------------------------------|-----------------------------------|----------------|------|------|------|------|-------|
| C _{in} ⁽²⁾ | Internal capacitance | | | 20 | 40 | pF | E.043 |
| C _{in,diff} ⁽²⁾ | Differential internal capacitance | | | 10 | 20 | pF | E.044 |

- 1. Voltage range is taken from ISO CD 16845-2 (high speed medium access unit conformance test plan).
- 2. Parameter specified by design, not tested in production.

Note:

CAN normal and low-power mode, biasing active: tested in CAN TRX normal and CAN TRX STDBY (bias on) state while the device is in active and V1_Standby mode.

Table 32. CAN transceiver delay

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|---|--|--|------|--|-------|----------|-------|
| | | $5.5 \text{ V} < \text{V}_{\text{S}} < 18 \text{ V}, \text{ R}_{\text{L}} = 60 \Omega \pm 1\%,$ | | | | | |
| t | Loop delay TXDC to | C _L = 100 pF, C _{RXDC} = 15 pF, | | | 255 | no | E.045 |
| t _{LOOP,hI} | RXDC (high to low) | 30%V _{TXDC} - 30%V _{RXDC} , | | | 255 | 115 | E.043 |
| | | TXDC fall time = 10 ns (90% - 10%) | | | | | |
| | | $5.5 \text{ V} < \text{V}_{\text{S}} < 18 \text{ V}, \text{ R}_{\text{L}} = 60 \Omega \pm 1\%,$ | | | | | |
| t | Loop delay TXDC to | C _L = 100 pF, C _{RXDC} = 15 pF, | | | 255 | no | E.046 |
| 'LOOP,Ih | RXDC (low to high) | 70%V _{TXD} - 70%V _{RXD} , | | 255 ns 255 ns 350 ns 350 ns 1000 1050 ns | E.040 | | |
| | | TXDC rise time = 10 ns (10% - 90%) | | | | ns ns | |
| | | 5.5 V < V _S < 18 V, R _L = 150 Ω, | | | | | |
| 4 | Loop delay TXDC to RXDC (high to low) | C _L = 100 pF, C _{RXDC} = 15 pF, | | | 250 | | E 40 |
| $t_{LOOP,lh}$ $t_{LOOP150,hl}$ $t_{LOOP150,lh}$ $T_{Bit(RXD)} \le 1 \text{ Mb/s}^{(1)}$ | with 150 Ω bus load | 30%V _{TXDC} - 30%V _{RXDC} , | | | 350 | ns | E.107 |
| | | TXDC fall time = 10 ns (90% - 10%) | | | | | |
| | | 5.5 V < V _S < 18 V, R _L = 150 Ω, | | | | | |
| t | Loop delay TXDC to | C _L = 100 pF, C _{RXDC} = 15 pF, | | | 250 | | E 400 |
| t _{LOOP150,Ih} | RXDC (low to high) with 150 Ω bus load | 70%V _{TXD} - 70%V _{RXD} , | | | 350 | TIS | E.108 |
| | | TXDC rise time = 10 ns (10% - 90%) | | | | | |
| | | $5.5 \text{ V} < \text{V}_{\text{S}} < 18 \text{ V}, \text{ R}_{\text{L}} = 60 \Omega \pm 1\%,$ | | | | | |
| | | C _L = 100 pF, C _{RXD} = 15 pF, | | | | | |
| | | 70%V _{RXDC} (rising) - 30%V(falling), | | | | | |
| T _{Bit(RXD)} ≤ | | TXDC rise and fall time = 10 ns (10% - 90%, 90% - 10%), | 900 | 1000 | 1050 | | E.047 |
| 1 Mb/s ⁽¹⁾ | | Test signal to be applied on the TXDC input of the implementation is a square wave signal with a positive duty cycle of 1/6 and a period of six times the nominal recessive bit width. | 300 | 1000 | 1030 | | L.047 |
| | Recessive bit symmetry at RXDC | Rectangular pulse signal T _{TXDC} = 6000 ns, high pulse 1000 ns, low pulse 5000 ns | | | | ns | |
| T _{Bit(RXD)_150 Ω} ≤ 1 Mb/s | | R_L = 150 Ω, other conditions as $T_{Bit(RXD)} \le 1$ Mb/s, value may be obtained by characterization only. | 800 | | 1050 | | E.109 |
| T | | Conditions as T _{Bit(RXD)} ≤ 1 Mb/s, | | | | | |
| T _{Bit(RXD)} ≤ 2 Mb/s | | Rectangular pulse signal T _{TXDC} = 3000 ns, high pulse 500 ns, low pulse 2500 ns | 400 | 400 500 | | | E.110 |
| T _{Bit(RXD)_150 Ω} ≤ 2 Mb/s | | R_L = 150 Ω, other conditions as $T_{Bit(RXD)} \le 1$ Mb/s, value may be obtained by characterization only | 300 | | 550 | | E.11 |

DS14235 - Rev 5 page 34/146



| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|---------------------------------------|--|---|--|------|------|------|-------|
| T . | Decessive hit | Conditions as T _{Bit(RXD)} ≤ 1 Mb/s, | | | | | |
| T _{Bit(RXD)} ≤ 5 Mb/s | Recessive bit symmetry at RXDC | Rectangular pulse signal T _{TXDC} = 1200 ns, high pulse 200 ns, low pulse 1000 ns | 120 | 200 | 220 | ns | E.112 |
| | | $5.5 \text{ V} < \text{V}_{\text{S}} < 18 \text{ V}, \text{ R}_{\text{L}} = 60 \Omega \pm 1\%,$ | | | | | |
| | | C _L = 100 pF, C _{RXD} = 15 pF, | | | | | |
| | | V _{DIFF} : 0.5 V (falling) - 0.9 V (rising), | | | | | |
| T _{Bit(BUS)} ≤ | | TXD rise and fall time = 10 ns (10% - 90%, 90% - 10%), | 935 | 1000 | 1030 | | E.113 |
| 1 Mb/s | Recessive bit symmetry at | test signal to be applied on the TXD input of the implementation is a square wave signal with a positive duty cycle of 1/6 and a period of six times the nominal recessive bit width. | the TXD input of the wave signal with a nd a period of six times | | | ns | |
| | CAN-Bus | AN-Bus Rectangular pulse signal T_{TXDC} = 6000 ns, high pulse 1000 ns, low pulse 5000 ns | | | | 113 | |
| Towns | | Conditions as T _{Bit(BUS)} ≤ 1 Mb/s, | | | | | |
| T _{Bit(BUS)} ≤ 2 Mb/s | | Rectangular pulse signal T _{TXDC} = 3000 ns, high pulse 500 ns, low pulse 2500 ns | 435 | 500 | 530 | | E.114 |
| т . | - | Conditions as T _{Bit(BUS)} ≤ 1Mb/s, | | | | | |
| T _{Bit(BUS)} ≤ 5 Mb/s | | Rectangular pulse signal T _{TXDC} = 1200 ns, high pulse 200 ns, low pulse 1000 ns | 155 | 200 | 210 | | E.115 |
| | | $5.5 \text{ V} < \text{V}_{\text{S}} < 18 \text{ V}, R_{\text{L}} = 60 \Omega \pm 1\%,$ | | | | | |
| $\Delta t_{REC} \le 2 \text{ Mb/s}$ | | C _L = 100 pF, C _{RXD} = 15 pF, | -65 | | 40 | | E.116 |
| | Receiver timing | Rectangular pulse signal T _{TXDC} = 3000 ns, high pulse 500 ns, low pulse 2500 ns | | | | | |
| 44 - 25 Mb/- | symmetry $(T_{Bit(RXD)} - T_{Bit(BUS)})$ | $5.5 \text{ V} < \text{V}_{\text{S}} < 18 \text{ V}, \text{ R}_{\text{L}} = 60 \Omega \pm 1\%,$ $\text{C}_{\text{L}} = 100 \text{ pF}, \text{ C}_{\text{RXD}} = 15 \text{ pF},$ | 4- | | 4- | ns | E 445 |
| ∆t _{REC} ≤ 5 Mb/s | | Rectangular pulse signal T _{TXDC} = 1200 ns, high pulse 200 ns, low pulse 1000 ns | -45 | | 15 | | E.117 |
| t _{CAN} ⁽²⁾ | CAN permanent dominant time out | Tested by scan | | 700 | | μs | E.118 |
| t _{WUP} -V _{Cansup} | Time between WUP ⁽³⁾ on the CAN bus until V _{Cansup} goes active | Wake-up pattern wake-up 70% V _{DIFF} – 90% V _{Cansup(min)} , | 0 | | 200 | μs | E.049 |
| t _{WUP-RXD} | Time between WUP ⁽³⁾ on the CAN bus until RXD is active (the CAN signal is represented at the RXD output) | Wake-up pattern wake-up RXD output enabled | 0 | | 1 | ms | E.119 |
| t _{VCANSUPlow} | Filter time needed to display CANSUPlow flag | Tested by SCAN | | 5 | | μs | E.124 |

- 1. $T_{Bit(RXD)}$ for the highest supported data rate has to be specified (1 Mb/s, 2 Mb/s, 5 Mb/s).
- 2. At the expiration of this filter time a flag is set.
- 3. Time starts with the end of last dominant phase of the WUP.

DS14235 - Rev 5 page 35/146



| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|----------------------------|----------------------------|---|------|------|------|------|-------|
| | | Unpowered device, | | | | | |
| | | $V_{CANH} = 5 \text{ V}, V_{CANL} = 5 \text{ V}, V_{S} < V_{POR_F}^{(1)},$ | | | | | |
| I _{Leakage, CANH} | Input leakage current CANH | $V_S,V_{CANSUP}{}^{(2)}$ connected via 0 Ω to GND, | -5 | | 5 | μA | E.050 |
| | | V_S , $V_{CANSUP}^{~(2)}$ connected via 47 k Ω to GND, | | | | | |
| | | T _J = -40 to 130 °C | | | | | |
| | | Unpowered device, | | | | | |
| | | $V_{CANH} = 5 \text{ V}, V_{CANL} = 5 \text{ V}, V_{S} < V_{POR_F}^{(1)},$ | | | | | |
| I _{Leakage, CANL} | Input leakage current CANL | V_S , V_{CANSUP} $^{(3)}$ connected via 0 Ω to GND, | -5 | | 5 | μA | E.052 |
| | | V_S , $V_{CANSUP}^{~(3)}$ connected via 47 k Ω to GND, | | | | | |
| | | T _J = -40 to 130 °C | | | | | |

Table 33. CAN receiver input current

- 1. Vs not floating.
- 2. Related to the external supply pin of the CAN-transceiver. If the transceiver supply is generated entirely inside the device the parameter is measured with respect to the supply of the device.
- 3. Related to the external supply pin of the CAN-transceiver. If the transceiver supply is generated entirely inside the device the parameter is measured with respect to the supply of the device; if the transceiver is supplied by its own supply pin, this pin has to fulfill this specification as well as the supply that is used to generate the transceiver voltage in case it is on the same device.

Note:

The leakage currents have to be measured with the supply of the CAN-transceiver connected to ground either directly or via 47 k Ω . If the CAN-transceiver supply is generated by the device from V_S , V_S has to be connected to ground. If the CAN-transceiver is supplied by another device, the supply of the CAN-transceiver has to be connected to ground.

Table 34. Biasing control timings

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|----------------------|--------------------------|----------------|------|------|------|------|-------|
| t _{filter} | CAN activity filter time | | 0.5 | | 1.8 | μs | E.054 |
| t _{wake} | Wake-up time out | Tested by scan | 0.8 | 1 | 5 | ms | E.055 |
| t _{Silence} | CAN timeout | Tested by scan | 600 | 700 | 1200 | ms | E.056 |
| T _{Bias} | CAN bias reaction time | | | | 250 | μs | E.123 |

2.4.19 LIN transceiver

LIN ISO 17987-4:2016 compliant for data rates up to 20 kBit/s

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. $6 \text{ V} < \text{V}_{\text{SREG}} < 18 \text{ V}$, $\text{T}_{\text{J}} = -40 \,^{\circ}\text{C}$ to $150 \,^{\circ}\text{C}$ unless otherwise specified.

Table 35. LIN transmit data input: pin TXD

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|----------------------|--|----------------|------|------|------|------|-------|
| V _{TXDLOW} | Input voltage dominant level | Active mode | 1.0 | 1.45 | | V | E.058 |
| V _{TXDHIGH} | Input voltage recessive level | Active mode | | 1.85 | 2.3 | V | E.059 |
| V _{TXDHYS} | V _{TXDHIGH} - V _{TXDLOW} | Active mode | 0.2 | 0.4 | | V | E.060 |
| R _{TXDPU} | TXD pull-up resistor | Active mode | 13 | 29 | 49 | kΩ | E.061 |

DS14235 - Rev 5 page 36/146



Table 36. LIN receive data output: pin RXD

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|----------------------|--------------------------------|----------------|--------|--------|------|------|-------|
| V _{RXDLOW} | Output voltage dominant level | Active mode | | 0.2 | 0.5 | V | E.062 |
| V _{RXDHIGH} | Output voltage recessive level | Active mode | V1-0.5 | V1-0.2 | | V | E.063 |

Table 37. LIN transmitter and receiver: pin LIN

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|---------------------------------|--|--|-----------------------------|----------------------------|-----------------------------|------|-------|
| V_{THdom} | Receiver threshold voltage recessive to dominant state | | 0.4* V _{SREG} | 0.45* V _{SREG} | 0.5* V _{SREG} | V | E.064 |
| V _{Busdom} | Receiver dominant state | | | | 0.4* V _{SREG} | V | E.065 |
| V_{THrec} | Receiver threshold voltage dominant to recessive state | | 0.5* V _{SREG} | 0.55* V _{SREG} | 0.6* V _{SREG} | V | E.066 |
| V _{Busrec} | Receiver recessive state | | 0.6* V _{SREG} | | | V | E.067 |
| V _{THhys} | Receiver threshold hysteresis: VTHrec -VTHdom | | 0.07* V _{SREG} | 0.1* V _{SREG} | 0.175* V _{SREG} | V | E.068 |
| V _{THcnt} | Receiver tolerance center value: (VTHrec +VTHdom)/2 | | 0.475* V _{SREG} | 0.5* V _{SREG} | 0.525* V _{SREG} | V | E.069 |
| V_{THwkup} | Receiver wakeup threshold activation voltage (rising edge) | | 0.5* V _{SREG} | 0.55* V _{SREG} | 0.6* V _{SREG} | V | E.070 |
| V _{THwkdwn} | Receiver wakeup threshold activation voltage (falling edge) | | 0.4* V _{SREG} | 0.45* V _{SREG} | 0.5* V _{SREG} | V | E.071 |
| t _{linbus} | LIN bus wake-up dominant filter time | Sleep mode; Edge: rec-dom; Tested by scan | | 64 | | μs | E.072 |
| t _{dom_LIN} | LIN bus wake-up dominant filter time | Sleep mode; Edge: rec-dom-rec; Tested by scan | 28 | | | μs | E.073 |
| I _{LINDomSC} | Transmitter input current limit in dominant state | V _{TXD} = V _{TXDLOW} ; V _{LIN} = V _{BAT} = 18 V | 40 | 100 | 180 | mA | E.074 |
| I _{bus_PAS_dom} | Input leakage current at the receiver incl. pull-up resistor | $V_{TXD} = V_{TXDHIGH};$ $V_{LIN} = 0 \text{ V; } V_{BAT} = 12 \text{ V}^{(1)}$ | -1 | | | mA | E.075 |
| I _{bus_PAS_rec} | Transmitter input current in recessive state | In standby modes; V _{TXD} = V _{TXDHIGH} ; V _{LIN} > 8 V; V _{BAT} < 18 V; V _{LIN} ≥ V _{BAT} | | | 20 | μА | E.076 |
| I _{bus_NO_GND} | Input current if loss of GND at Device | GND = V _S ; 0 V < V _{LIN} < 18 V; V _{BAT} = 12 V | -1 | | 1 | mA | E.077 |
| I _{bus} | Input current if loss of VBAT at Device | GND = V _S ; 0 V < V _{LIN} < 18 V | | | 30 | μA | E.078 |
| V_{LINdom} | LIN voltage level in dominant state | Active mode ; $V_{TXD} = V_{TXDLOW}$; $R_{bus} = 500 \Omega$ | | | 1.2 | V | E.080 |
| V _{LINrec} | LIN voltage level in recessive state | Active mode; $V_{TXD} = V_{TXDHIGH}$; $I_{LIN} = 10 \mu A$ | 0.8* V _{SREG} | | | V | E.081 |
| R _{LINup} | LIN output pull-up resistor | V _{LIN} = 0 V | 20 | 40 | 60 | kΩ | E.082 |
| C _{LIN} ⁽²⁾ | LIN input capacitance | | | | 30 | pF | E.083 |

DS14235 - Rev 5 page 37/146



- 1. Slave mode.
- 2. Specified by design, not tested in production.

Table 38. LIN transceiver timing

| Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--------------------------------------|--|-------|---|---|---|---|
| | $t_{RXpd} = \max(t_{RXpdr}, t_{RXpdf});$ $t_{RXpd} = t(0.5 \text{ May be } t(0.45 \text{ May be});$ | | | | | |
| | ' | | | | | |
| Receiver propagation delay time | ' | | | 6 | μs | E.084 |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| Symmetry of receiver propagation | V _S = 12 V; | | | | | |
| delay time (rising vs. falling edge) | $R_{bus} = 1 \text{ k}\Omega, C_{bus} = 1 \text{ nF};$ | -2 | | 2 | μs | E.085 |
| | C _{RXD} = 20 pF | | | | | |
| | T _{HRec(max)} = 0.744*V _S ; T _{HDom(max)} = 0.581*V _S ; | | | | | |
| | V_S = from 7 V to 18 V, t_{bit} = 50 μ s; | | | | | |
| Duty cycle 1 | $D1 = tbus_{rec(min)} / (2xtbit);$ | 0.396 | | | | E.086 |
| | $R_{bus} = 1 k\Omega$, $C_{bus} = 1 nF$; | | | | | |
| | R_{bus} = 660 Ω , C_{bus} = 6.8 nF; R_{bus} = 500 Ω , C_{bus} = 10 nF | | | | | |
| | $T_{HRec(min)} = 0.422*V_S; T_{HDom(min)} = 0.284*V_S;$ | | | | | |
| | V_S = from 7.6 V to 18 V, t_{bit} = 50 μs ; | | | | | |
| Duty cycle 2 | $D2 = t_{bus_rec(max)} / (2xtbit);$ | | | 0.581 | | E.087 |
| | R_{bus} = 1 k Ω , C_{bus} = 1 nF; | | | | | |
| | R_{bus} = 660 Ω , C_{bus} = 6.8 nF; R_{bus} = 500 Ω , C_{bus} = 10 nF | | | | | |
| | $T_{HRec(max)} = 0.778*V_S; T_{HDom(max)} = 0.616*V_S;$ | | | | | |
| | V_S = from 7 V to 18 V, t_{bit} = 96 μ s; | | | | | |
| Duty cycle 3 | $D3 = t_{bus_rec(min)} / (2xtbit);$ | 0.417 | | | | E.088 |
| | | | | | | |
| | R_{bus} = 660 Ω, C_{bus} = 6.8 nF; R_{bus} = 500 Ω, C_{bus} = 10 nF | | | | | |
| | $T_{HRec(min)} = 0.389*V_S; T_{HDom(min)} = 0.251*V_S;$ | | | | | |
| | | | | | | |
| Duty cycle 4 | _ ` ' | | | 0.590 | | E.089 |
| | | | | | | |
| | | | | | | |
| TXDL dominant time out | , | | 12 | | ms | E.090 |
| LIN permanent recessive time out | Tested by scan | | 40 | | μs | E.091 |
| LIN bus permanent dominant time- | | | | | | E.092 |
| | Receiver propagation delay time Symmetry of receiver propagation delay time (rising vs. falling edge) Duty cycle 1 Duty cycle 2 Duty cycle 3 Duty cycle 4 TXDL dominant time out LIN permanent recessive time out | | $ \begin{array}{l} t_{RXpd} = max(t_{RXpdr},t_{RXpdr}); \\ t_{RXpdr} = t(0.5 \ V_{RXD}) \cdot t(0.45 \ V_{LIN}); \\ t_{RXpdr} = t(0.5 \ V_{RXD}) \cdot t(0.45 \ V_{LIN}); \\ t_{RXpdr} = t(0.5 \ V_{RXD}) \cdot t(0.55 \ V_{LIN}); \\ V_S = 12 \ V; C_{RXD} = 20 \ pF; \\ R_{bus} = 160 \ \Omega, C_{bus} = 1 \ nF; \\ R_{bus} = 660 \ \Omega, C_{bus} = 6.8 \ nF; R_{bus} = 500 \ \Omega, C_{bus} = 10 \ nF \\ \end{array} $ | $ \begin{array}{c} t_{RXpd} = max(t_{RXpdn}, t_{RXpdn}); \\ t_{RXpdf} = t(0.5 \ V_{RXD}) \cdot t(0.45 \ V_{LIN}); \\ t_{RXpdf} = t(0.5 \ V_{RXD}) \cdot t(0.45 \ V_{LIN}); \\ t_{RXpdf} = t(0.5 \ V_{RXD}) \cdot t(0.55 \ V_{LIN}); \\ V_S = 12 \ V; C_{RXD} = 20 \ pF; \\ R_{bus} = 1 \ k\Omega, C_{bus} = 1 \ nF; \\ R_{bus} = 660 \ \Omega, C_{bus} = 6.8 \ nF; R_{bus} = 500 \ \Omega, C_{bus} = 10 \ nF \\ \hline \\ Symmetry of receiver propagation delay time (rising vs. falling edge) \\ \hline Rymetry of receiver propagation delay time (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation delay time (rising vs. falling edge) \\ \hline \\ Symmetry of receiver propagation delay time (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation delay time (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation delay time (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation delay time (rising vs. falling edge) \\ \hline \\ Symmetry of receiver propagation delay time (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation delay time (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation delay time (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation delay time (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation delay time (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation (rising vs. falling edge) \\ \hline \\ Rymetry of receiver propagation (rising vs. falling edge) \\ \hline \\ Rymetry of receiver edge (rising vs. falling edge) \\ \hline \\ Rymetry of receiver edge (rising vs. falling edge) \\ \hline \\ Rymetry of receiver edge (rising vs. falling edge) \\ \hline \\ Rymetry of receiver edge (rising vs. fa$ | $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | Receiver propagation delay time Receiver propagation delay time (rising vs. falling edge) Recei |

DS14235 - Rev 5 page 38/146






Figure 9. LIN transmit, receive timing

2.4.20 SPI

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. $6 \text{ V} < \text{V}_{\text{SREG}} < 18 \text{ V}$, all outputs open, $T_J = -40 \,^{\circ}\text{C}$ to $150 \,^{\circ}\text{C}$, unless otherwise specified.

Symbol **Test condition Parameter** Min. Тур. Max. Unit Item V_{CSNLOW} Input voltage low level Normal mode, V1 = 5 V 1.45 ٧ B.001 1.0 **V**CSNHIGH Input voltage high level Normal mode, V1 = 5 V 1.85 2.3 ٧ B.002 V_{CSNHYS} V_{CSNHIGH} - V_{CSNLOW} Normal mode, V1 = 5 V 0.2 ٧ B.003 0.4 CSN pull-up resistor Normal mode, V1 = 5 V 13 29 46 kΩ B.004 **I**CSNPU

Table 39. Input: CSN

Table 40. Inputs: CLK, DI

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|---------------------------------|--|---|------|------|------|------|-------|
| t _{set} ⁽¹⁾ | Delay time from V1_Standby to active mode | Switching from V1_Standby to active mode using SPI wake- up access. Time until output drivers (P-channel) are enabled after CSN going to high. (First SPI wake-up access include the enable of the driver) | | 60 | | μs | B.005 |
| | асиче точе | Switching from V1_Standby to active mode using SPI wake- up access. Time until output drivers (N-channel) are enabled after CSN going to high. | | 600 | | μs | B.006 |
| V _{in L} | Input low level | V1 = 5 V | 1.0 | 1.45 | | V | B.007 |
| V _{in H} | Input high level | V1 = 5 V | | 1.8 | 2.3 | V | B.008 |
| V _{in Hyst} | Input hysteresis | V1 = 5 V | 0.2 | 0.4 | | V | B.009 |
| l _{in} | Pull-down current at input | V _{in} = 1 V | 5 | 30 | 60 | μA | B.010 |
| C _{in} ⁽¹⁾ | Input capacitance at input CSN, CLK, DI, PWM1-6 and PWM4-5 | 0 V < V1 < 5.3 V | | 10 | 15 | pF | B.011 |
| f _{CLK} | SPI input frequency at CLK | | | | 4 | MHz | B.012 |

^{1.} Parameter specified by design, not tested in production.

DS14235 - Rev 5 page 39/146



Table 41. DI, CLK and CSN timing

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|----------------------------------|--|----------------|--------|------|------|------|-------|
| t _{CLK} | Clock period | V1 = 5 V | 250 | | | ns | B.013 |
| t _{CLKH} | Clock high time | V1 = 5 V | 106.25 | | | ns | B.014 |
| t _{CLKL} | Clock low time | V1 = 5 V | 106.25 | | | ns | B.015 |
| t _{set CSN} | CSN setup time, CSN low before rising edge of CLK | V1 = 5 V | 150 | | | ns | B.016 |
| t _{set CLK} | CLK setup time, CLK high before rising edge of CSN | V1 = 5 V | 150 | | | ns | B.017 |
| t _{set DI} | DI setup time | V1 = 5 V | 25 | | | ns | B.018 |
| t _{hold DI} | DI hold time | V1 = 5 V | 25 | | | ns | B.019 |
| $t_{r in}^{(1)}$ | Rise time of input signal DI, CLK, CSN | V1 = 5 V | | | 25 | ns | B.020 |
| t _{f in} ⁽¹⁾ | Fall time of input signal DI, CLK, CSN | V1 = 5 V | | | 25 | ns | B.021 |

^{1.} Parameter specified by design, not tested in production.

See also Figure 11. SPI input timing.

Table 42. Output DO

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|-----------------------------------|----------------------------|---|--------|------|------|------|-------|
| V _{DOL} | Output low level | V1 = 5 V, I _{DO} = -4mA | | | 0.5 | V | B.022 |
| V _{DOH} | Output high level | V1 = 5 V, I _{DO} = 4 mA | V1-0.5 | | | V | B.023 |
| I _{DOLK} | Tristate leakage current | V _{CSN} = V1, 0 V < V _{DO} < V1 | -10 | | 10 | μA | B.024 |
| C (1) | Triotata input canacitance | V _{CSN} = V1, | | 10 | 15 | nE. | B.025 |
| C _{DO} ⁽¹⁾ Ti | Tristate input capacitance | 0 V < V1 < 5.3 V | | 10 | 15 | pF | B.025 |

^{1.} Parameter specified by design, not tested in production.

Table 43. DO timing

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|---|--|--|------|------|------|------|-------|
| t _{r DO} ⁽¹⁾ | DO rise time | C _L = 50 pF, I _{load} = -1 mA from 0.3 V1 to 0.7 V1 | | | 25 | ns | B.026 |
| t _{f DO} ⁽¹⁾ | DO fall time | C _L = 50 pF, I _{load} = 1 mA from 0.3 V1 to 0.7 V1 | | | 25 | ns | B.027 |
| t _{en DO tri L} ⁽¹⁾ | DO enable time from tristate to low level | C_L = 50 pF, I_{load} = 1 mA pull-up load to V1 | | 50 | 100 | ns | B.028 |
| t _{dis DO L tri} (1) | DO disable time from low level to 3-state | C_L = 50 pF, I_{load} = 4 mA pull-up load to V1 | | 50 | 100 | ns | B.029 |
| t _{en DO tri H} ⁽¹⁾ | DO enable time from tristate to high level | C_L = 50 pF, I_{load} = -1 mA pull-down load to GND | | 50 | 100 | ns | B.030 |
| t _{d DO} ⁽¹⁾ | DO delay time | V_{DO} < 0.3 V1 or V_{DO} > 0.7 V1, C_L = 50 pF | | 30 | 60 | ns | B.032 |

^{1.} Parameter is specified by design, not tested in production.

See Figure 12. SPI output timing.


DS14235 - Rev 5 page 40/146



| Table 4 | 44. CSN | timing |
|---------|---------|--------|
|---------|---------|--------|

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item | |
|-------------------------|----------------------------------|---|------|------|------|------|-------|--|
| t _{CSN_HI,min} | Minimum CSN HI time, active mode | Transfer of SPI-command to Input register | 0.5 | | | μs | B.033 | |
| t _{CSNfail} | CSN low timeout | Tested by scan | 20 | 35 | 50 | ms | B.034 | |

Figure 10. SPI transfer timing diagram



The SPI can be driven by a microcontroller with its SPI peripheral running in the following mode: CPOL = 0 and CPHA = 0.


For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.


Figure 11. SPI input timing

DS14235 - Rev 5 page 41/146



Figure 12. SPI output timing





DS14235 - Rev 5 page 42/146



Figure 13. SPI CSN output timing





Figure 14. SPI - CSN low to high transition and global status bit access



DS14235 - Rev 5 page 43/146



2.4.21 Inputs DIRH, PWMH, PWM4-5, PWM6, DIR1, DIR2

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. $6 \text{ V} \leq \text{V}_{\text{SREG}} \leq 18 \text{ V}$, $\text{T}_{\text{J}} = -40 ^{\circ}\text{C}$ to $150 ^{\circ}\text{C}$.

Table 45. Inputs: DIRH, PWMH, PWM4-5, PWM6, DIR1, DIR2

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | ltem |
|-------------------|---|----------------------------|------|------|------|------|-------|
| V _{IL} | Input voltage low level | V _{SREG} = 13.5 V | 1 | 1.45 | | V | A.169 |
| V _{IH} | Input voltage high level | V _{SREG} = 13.5 V | | 1.8 | 2.5 | V | A.170 |
| V _{IHYS} | Input hysteresis | V _{SREG} = 13.5 V | 0.1 | 0.4 | | V | A.171 |
| l _{in} | Input pull-down current on PWM6 and PWM4-5 pins | V _{SREG} = 13.5 V | 2 | 30 | 60 | μΑ | A.172 |

2.4.22 Debug input pin

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. $6 \text{ V} \le V_{SREG} \le 18 \text{ V}$, $T_J = -40 ^{\circ}\text{C}$ to $150 ^{\circ}\text{C}$.

Table 46. Debug input

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--------------------|--------------------------|----------------------------------|------|------|------|------|-------|
| V_{diL} | Input voltage low level | V _{SREG} = 13.5 V | 6.1 | 7.4 | 8.4 | V | A.187 |
| V _{diH} | Input voltage high level | V _{SREG} = 13.5 V | 7.4 | 8.4 | 9.4 | V | A.188 |
| V _{diHYS} | Input hysteresis | V _{SREG} = 13.5 V | 0.25 | 1 | 1.4 | V | A.189 |
| R _{in} | Pull-down resistor | V _{DEBUG} = 6 V to 28 V | 13 | 29 | 45 | kΩ | A.190 |

2.4.23 Interrupt output

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. $6 \text{ V} \leq V_{SREG} \leq 18 \text{ V}$, $T_J = -40 \,^{\circ}\text{C}$ to $150 \,^{\circ}\text{C}$.

Table 47. Interrupt output

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|------------------------|--------------------------------------|------------------------------------|--------|--------|------|------|-------|
| V_{INTL} | output low level | V1 = 5 V, I _{INT} = -4 mA | | 0.2 | 0.5 | V | A.176 |
| V _{INTH} | output high level | V1 = 5 V, I _{INT} = 4 mA | V1-0.5 | V1-0.2 | | V | A.177 |
| I _{INTLK} | Tristate leakage current | 0 V < V _{INT} < V1 | -10 | | 10 | μA | A.178 |
| t _{Interrupt} | Interrupt pulse duration (RXDL/NINT) | Tested by scan | 42 | 56 | 70 | μs | A.179 |
| t _{Int_react} | Interrupt reaction time | Tested by scan | | | 40 | μs | A.180 |

DS14235 - Rev 5 page 44/146



2.4.24 Timer1 and Timer2

6 V \leq V_{SREG} \leq 18 V, T_J = -40°C to 150°C.

Table 48. Timer 1 and timer 2 values

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|--------|---------------|----------------|------|------|------|------|-------|
| ton1 | Timer on time | Tested by scan | - | 0.1 | - | ms | F.012 |
| ton2 | Timer on time | Tested by scan | - | 0.3 | - | ms | F.013 |
| ton3 | Timer on time | Tested by scan | - | 1 | - | ms | F.014 |
| ton4 | Timer on time | Tested by scan | - | 10 | - | ms | F.015 |
| ton5 | Timer on time | Tested by scan | - | 20 | - | ms | F.016 |
| T1 | Timer period | Tested by scan | - | 10 | - | ms | F.017 |
| T2 | Timer period | Tested by scan | - | 20 | - | ms | F.018 |
| Т3 | Timer period | Tested by scan | - | 50 | - | ms | F.019 |
| T4 | Timer period | Tested by scan | - | 100 | - | ms | F.020 |
| T5 | Timer period | Tested by scan | - | 200 | - | ms | F.021 |
| Т6 | Timer period | Tested by scan | - | 500 | - | ms | F.022 |
| T7 | Timer period | Tested by scan | - | 1000 | - | ms | F.023 |
| Т8 | Timer period | Tested by scan | - | 2000 | - | ms | F.024 |

2.4.25 SGND loss comparator

 T_J = -40 $^{\circ} C$ to 150 $^{\circ} C$, unless otherwise specified.

Table 49. SGND loss comparator

| Symbol | Parameter | Test condition | Min. | Тур. | Max. | Unit | Item |
|-----------------------|-------------------------|----------------------------|------|------|------|------|-------|
| V _{SGNDloss} | Input voltage low level | V _{SREG} = 13.5 V | 200 | 400 | 550 | mV | A.181 |
| t _{SGNDloss} | Filter time | Tested by scan | | 7 | | μs | A.182 |

DS14235 - Rev 5 page 45/146



3 Functional description

3.1 Supply VS, VSREG

VSREG supplies voltage regulators V1 and V2, all internal regulated voltages for analog and digital functionality, LIN, CAN, and two of P-channel high-side switches (HS15 and HS0).

All other high-sides and the charge pump are supplied by VS. In case of VSREG pin disconnected, all power devices connected to VS are automatically switched off.

Filtering capacitors on VS and VSREG lines must be dimensioned to ensure transient slopes < 100 mV/µs.

3.2 Voltage regulators

The L99DZ320 contains two fully protected low drop voltage regulators, which are designed for very fast transient response and do not require electrolytic output capacitors for stability.

3.2.1 Voltage regulator V1

The V1 voltage regulator provides 5 V supply voltage and up to 250 mA continuous load current to supply the system microcontroller and the integrated CAN transceiver. The V1 regulator is embedded in the power management and fail-safe functionality of the device and operates according to the selected operating mode. The V1 voltage regulator is supplied by pin V_{SREG} .

In addition, the V1 regulator supplies the device internal loads. The voltage regulator is protected against overload and overtemperature. An external reverse current protection has to be provided by the application circuitry to prevent the input capacitor from being discharged by negative transients or low input voltage. Current limitation of the regulator ensures fast charge of external bypass capacitors. The output voltage is stable for ceramic load capacitors $\geq 1~\mu\text{F}$.

In case the device temperature exceeds the TSD1 threshold the V1 regulator remains on. Hence, the microcontroller has the possibility for interaction or error logging. If the chip temperature exceeds TSD2 threshold (TSD2 > TSD1), V1 is deactivated and all wake-up sources (CAN, LIN, EI1, EI2 and timer) are disabled. After t_{TSD} , the voltage regulator restarts automatically. If the restart fails 7 times within one minute the L99DZ320 enters the forced VBAT-standby mode. The status bit Forced Sleep TSD2 V1SC is set.

3.2.2 Voltage regulator V2

The voltage regulator V2 is supplied by pin VSREG and can supply additional 5 V loads such as sensors or potentiometers.

Voltage regulator V2 is tracker of V1 regulator. i.e. provides a 5V output that tracks the V1 regulator output voltage with Δ Vo (C.038) accuracy.

Load current of V2 can be up to 50 mA.

The V2 regulator is protected against:

- overload
- overtemperature
- short-circuit (short to ground and battery supply voltage)
- reverse biasing

3.2.3 Voltage regulator failure

The V1 and V2 regulator output voltages are monitored.

In case of a drop below the V1, V2 fail thresholds (V1,2 < V1,2 $_{fail}$, for t > t $_{V1,2fail}$), the failure bits V1FAIL, V2FAIL (SR7) are latched. The fail bits can be cleared by a dedicated SPI command.

3.2.4 Short to ground detection

At turn on of the V1 and V2 regulators, a short to GND condition is detected by monitoring the regulator output voltage.

If V1 (V2) is below the V_{1fail} (V_{2fail}) threshold for $t > t_{V1short}$ ($t > t_{V2short}$) after turn on, the L99DZ320 identifies a short-circuit condition at the related regulator output and the regulator is switched off.

In the case of V1 short to GND, the device enters VBAT-standby mode automatically.

DS14235 - Rev 5 page 46/146




Bits FORCED_SLEEP_TSD2_V1SC (SR8) and V1FAIL (SR7) are set.

In the case of a V2 short to GND failure, the V2SC (SR7) and V1FAIL (SR7) bits are set.

Once the output voltage of the corresponding regulator V1 (V2) has exceeded the V_{1fail} (V_{2fail}) threshold, the short to ground detection is disabled. In case of a short to ground condition, the regulator is switched off due to thermal shutdown. V1 is switched off at TSD2, V2 is switched off at TSD1.

3.2.5 Voltage regulator behavior

Figure 15. Voltage regulator behavior and diagnosis during supply voltage ramp-up/ramp-down conditions



High Z Grounded

VSregUV. Vsreg under-voltage

VPOR_R/F: Vsreg power-on reset voltage (rising/falling)

V_{RTs}: V1 reset threshold voltage

V1FAIL: V1 fail threshold voltage

tUV1: V1 under-voltage filter time tV1fail: V1 fail filter time trr: reset pulse reaction time t_{FD} reset pulse duration tV1short: V1 short filter time tV1FS: V1 fail safe filter time tOVUV_filt: Vsreg over-/undervoltage filter time

DS14235 - Rev 5 page 47/146



3.3 Operating modes

L99DZ320 can be operated in 4 different operating modes:

- Active
- Debug
- V1 Standby
- VBAT_Standby

3.3.1 **Active mode**

All functions are available, and the device is controlled by SPI.

3.3.2

To allow software debugging, the watchdog can be deactivated by applying an external voltage to the DEBUG input pin $(V_{debug} > V_{diH})$.

In debug mode, all device functionality is available, including CAN, which is enabled by default. The watchdog is deactivated.

At exit from debug mode (V_{debug} < V_{diL}) the watchdog starts with a long open window.

3.3.3 V1_Standby mode

The transition from active mode to V1_Standby mode is controlled by SPI.

To supply the microcontroller in a low-power mode, the V1 voltage regulator remains active.

After the V1 standby command (CSN low to high transition), the device enters V1 Standby mode immediately and the watchdog starts a long open window (t_{LW}). The watchdog is deactivated as soon as the V1 load current drops below the I_{cmp} threshold (Iv1 < I_{cmp}).

The V1 load current monitoring can be deactivated by setting ICMP = 1. In this configuration, the watchdog is deactivated upon transition into V1 Standby mode without monitoring the V1 load current.

Writing ICMP (CR2) = 1 is only possible with the first SPI command after setting ICMP CONFIG EN (CR1) = 1. The ICMP CONFIG EN bit is reset to '0' automatically with the next SPI command.

Power outputs (except HS15 & HS0), as well as the LIN and CAN transmitters are switched off in V1 Standby mode.

HS15 and HS0 remain in the configuration programmed before the standby command in order to enable (cyclic) supply of external contacts.

Before going to V1 Standby mode, the OL H1L2 and OL H2L1 bits in control register 12 must be set to 0 to

Note:

achieve the specified current consumption.

3.3.4 Interrupt

The interrupt signal (linked to RXDL/NINT internally) indicates a wake-up event from V1_Standby mode. This is the only mode in which the pin is configured as NINT, otherwise it works as RXDL. In case of a wake-up by wakeup inputs, valid wake-up frames on LIN or CAN, (activity on LIN or CAN), SPI access or timer interrupt, the NINT pin is pulled low for 56 μ s, after a reaction time t_{Int} react from the related wake-up event.

In case of increasing V1 load current during V1_Standby mode ($I_{v1} > I_{cmp}$), the device remains in standby mode and the watchdog starts with a long open window. No interrupt signal is generated.

3.3.5 VBAT Standby mode

The transition from active mode to VBAT_Standby mode is initiated by an SPI command.

In VBAT Standby mode, the voltage regulators V1 and V2, the power outputs (except HS15 and HS0) as well as LIN and CAN transmitters are switched off. An NReset pulse is generated upon wake-up from VBAT Standby mode.

Before going to VBAT_Standby mode, OL_H1L2 and OL_H2L1 bits in control register 12 must be set to 0 to Note: achieve the specified current consumption.

DS14235 - Rev 5 page 48/146



3.4 Wake-up from standby modes

A wake-up from standby mode switches the device to active mode. This can be initiated by one or more of the following events:

Wake-up source Description LIN bus activity Can be disabled by SPI CAN bus activity Can be disabled by SPI Level change of EI Can be configured or disabled by SPI Device remains in V1_Standby mode but watchdog is enabled (if ICMP = 0). $I_{V1} > I_{cmp}$ No interrupt is generated. Programmable by SPI: - V1 Standby mode: Timer interrupt / device wakes up and interrupt signal is generated at RXDL/NINT when programmable Wake-up of microcontroller by time-out has elapsed **TIMER** - VBAT_Standby mode: device wakes up after programmable timer expiration. V1 regulator is turned on and NReset signal is generated when programmable time-out has Always active (except in VBAT_Standby mode) SPI access Wake-up event: CSN falling edge

Table 50. Wake-up sources

To prevent the system from a deadlock condition (no wake-up from standby possible) a configuration where the wake-up by LIN and HS CAN are both disabled, is not allowed. All wake-up sources are configured to default values in case of such invalid setting. The SPI error bit (SPIE) in the global status register is set.

3.4.1 External interrupts

The EI1 and EI2 inputs can be configured as wake-up sources. Each external interrupt input is sensitive to any level transition (positive and negative edge) and can be configured for static or cyclic monitoring of the input voltage level by the suitable setting of the CR18 [8, 9, 14 and 15] bits (EIx_FILT_0 and EIx_FILT_1, with x = 1, 2) which allows to choose the monitoring among static, cyclic with timer1 or cyclic with timer2. When the configuration of a timer is changed, the timer is automatically restarted using the new configuration.

For static contact monitoring, a filter time of twu_stat is implemented. The filter is started when the input voltage passes the specified threshold Vwu_th . External interrupt status bit is set only if this threshold is passed for more than t_{wu_stat} (SR4 bit 21 for EI2_STATE, SR4 bit 18 for EI1_STATE).


Cyclic contact monitoring allows instead the periodical (not threshold dependent) activation of the external interrupt input to read the status of the external contact. The periodical activations are driven by timer1 or timer2 whose settings (on time and period) can be configured through CR17 (8...13) and (16...21) bits. The input signal is filtered with a filter time of t_{WU_cyc} after a delay (80% of the configured timer on time). An external interrupt is processed if the status has changed versus the previous cycle, therefore the external interrupt status bit (SR4) is set only if the status during the consecutive on time is different, after configuring the delay and t_{WU_cyc} .

The buffered output HS0 can be used to supply the external contacts with the timer setting according to the cyclic monitoring of the external interrupt input.

DS14235 - Rev 5 page 49/146



Figure 16. Cyclic monitoring: the external contacts are supplied periodically by the internal timer



In standby mode, the inputs are configurable with an internal pull-up or pull-down current source according to the setup of the external contact. Moreover, in the case of cyclic sensing, an internal pull-down resistor (R_{WU_act}) is periodically activated on each rising edge of the TIMER_ON. R_{WU_act} is activated also for static wakeup, but in this case it occurs just after the external interrupt request, keeping this condition for at least the filter time t_{wu_stat} (or more, if the EI is valid and the device enters in active mode).

In active mode the inputs have in fact only the internal pull-down resistor and the input status can be read by SPI. Static sense should be configured before the read operation has started in order to reflect the actual input level. As the DIR1_EN enable bit, in CR1 (0x26), is set to 1 by default, the DIR1/EI2 pin is a low voltage direct driving of HS0. Threshold is set in this case at 1.5 V.

DS14235 - Rev 5 page 50/146



3.5 Functional overview (truth table)

Table 51. Truth table

| | | Operating modes | | | | | | | | |
|---|------------------------|-----------------------|---|---|--|--|--|--|--|--|
| Function | Comments | Active mode | V1_Standby static mode (cyclic sense) | VBAT_Standby static mode (cyclic sense) | | | | | | |
| Voltage regulator V1 | V _{OUT} = 5 V | On | On ⁽¹⁾ | Off | | | | | | |
| Voltage regulator V2 | V _{OUT} = 5 V | On/Off (2) | On ⁽²⁾ /Off | Off | | | | | | |
| Reset generator | | On | On | Off | | | | | | |
| Window watchdog | V1 monitor | On | Off (On if $I_{V1} > I_{cmp}$ and $I_{CMP} = 0$) | Off | | | | | | |
| Wake-up | | Off | Active (3) | Active ⁽³⁾ | | | | | | |
| HS cyclic supply | Oscillator time base | On/Off | On ⁽²⁾ /Off | On ⁽²⁾ /Off | | | | | | |
| LIN | LIN 2.2a | On | Off (4) | Off ⁽⁴⁾ | | | | | | |
| CAN FD | | On/Off (5) | Off ⁽⁴⁾ | Off ⁽⁴⁾ | | | | | | |
| Oscillator | | On | On/Off ⁽⁶⁾ | On/Off ⁽⁶⁾ | | | | | | |
| Vs monitor | | On | (7) | (7) | | | | | | |
| H-bridge gate driver, bridge drivers, all high-side drivers (except HS15 and HS0) | | On/Off ⁽²⁾ | Off | Off | | | | | | |
| HS15 (P-channel HS) | | On/Off ⁽²⁾ | On/Off ⁽²⁾ | On/Off ⁽²⁾ | | | | | | |
| HS0 (P-channel HS) | | On/Off ⁽²⁾ | On/Off ⁽²⁾ | On/Off ⁽²⁾ | | | | | | |
| Charge pump | | On | Off | Off | | | | | | |
| Thermal shutdown TSD2 | | On | On | Off | | | | | | |
| Thermal shutdown TSD1x (for P-channel HS) | | On | On | On/Off ⁽²⁾ | | | | | | |

- 1. Supply the processor in low current mode.
- 2. According to SPI setting.
- 3. Unless disabled by SPI.
- 4. The bus state is internally stored when going to standby mode. A change of bus state leads to a wake-up after exceeding the internal filter time (if wake-up by LIN or CAN is not disabled by SPI).
- 5. After power on, the CAN FD transceiver is in 'CAN Trx Standby' Mode. It is activated by SPI command (CAN_ACT = 1).
- 6. ON, if it is enabled at least one of the following: cyclic sense, HS15, HS0, V2.
- 7. Cyclic activation = pulsed ON during cyclic sense.

DS14235 - Rev 5 page 51/146






Figure 17. Main operating modes

3.6 Configurable window watchdog

During normal operation, the watchdog monitors the microcontroller within a programmable trigger cycle.

After power-on or standby mode, the watchdog starts with a timeout (long open window t_{LW}). The timeout allows the microcontroller to run its own setup and then to start the window watchdog by setting TRIG = 1. Subsequently, the microcontroller has to serve the watchdog by alternating the watchdog trigger bit within the safe trigger area Tswx. The trigger time is configurable by SPI.

A correct watchdog trigger signal immediately starts the next cycle.

After 8 watchdog failures in sequence, the V1 regulator is switched off for tv1off. After 7 additional watchdog failures the V1 regulator is turned off permanently and the device goes into forced VBAT_Standby mode. The status bit FORCED_SLEEP_WD (SR 8) is set. A wake-up is possible by any activated wake-up source.

In case of a watchdog failure, the power outputs and V2 are switched off and the device enters fail-safe mode. All control registers are set to their failsafe values.

The following diagrams illustrate the watchdog behavior of the device. The diagrams are split in 3 parts. The first diagram shows the functional behavior of the watchdog without any error. The second diagram covers the behavior covering all the error conditions, which can affect the watchdog behavior. The third diagram shows the transition in and out of debug mode. All 3 diagrams can be overlapped to get all the possible state transitions under all circumstances. For a better readability, they were split in normal operating, with errors and debug mode.

DS14235 - Rev 5 page 52/146







Figure 18. Watchdog in normal operating mode (no errors)

Figure 19. Watchdog with error conditions



DS14235 - Rev 5 page 53/146






Figure 20. Watchdog in debug mode

Note:

Whenever the device is operated without servicing the mandatory watchdog trigger events, a sequence of 15 consecutive reset events is performed and the device enters the Forced_Vbat_Stby mode with the bit FORCED_SLEEP_WD in SR8 set. If the device is woken up after such a forced VBAT_Standby condition and the watchdog is still not serviced, the device, after one long open watchdog window reenters the same Forced_Vbat_Stby mode until the next wake-up event. In this case, an additional watchdog failure is generated, but the fail counter is not cleared, keeping the maximum number of 15 failures. This sequence is repeated until a valid watchdog trigger event is performed by writing TRIG = 1.

3.6.1 Change watchdog timing

The watchdog trigger time can be configured by setting the WD_TIME (CR 17) bit. Writing to these bits is only possible with the first SPI command after setting WD_CONFIG_EN = 1. The WD_CONFIG_EN bit is reset to 0 automatically with the next SPI command.

When FAIL_SAFE is active these SPI registers are not accessible and therefore in this case first the FAIL_SAFE status needs to be cleared. In case of WD_FAIL, the clear is performed by trigging in long open window.

When a new configuration has been programmed, the watchdog continues behaving with the old configuration until the next trig event.

The new value of WD_TIME is loaded in the watchdog module on the next trig event after the SPI configuration. The following WD cycle uses the new programmed value.

3.7 Fail-safe mode

3.7.1 Temporary failures

L99DZ320 enters fail-safe mode in case of:

- Watchdog failure
- V1 failure (V1 < V_{rth} for t > t_{V1FS})
- Thermal shutdown TSD2

The fail-safe functionality is also available in V1_Standby mode. During V1_Standby mode the fail-safe mode is entered in the following cases:

- V1 failure (V1 < V_{rth} for t > t_{V1FS})
- Watchdog failure (if watchdog still running due to lv1 > lcmp)
- Thermal shutdown TSD2

In fail-safe mode the device returns to a fail-safe state. The fail-safe condition is indicated to the system in the global status byte. The conditions during fail-safe mode are:

DS14235 - Rev 5 page 54/146



- All outputs are turned off
- All control registers are set to default values
- Write operations to control registers are blocked until the fail-safe condition is cleared (see table below).
 Only the following bits are not write protected:
 - CR18 (0x3F):
 - TRIG
 - CAN_ACT
 - CR17 (0x3E):
 - Timer settings (bits 8...23)
 - CR14 (0x3B):
 - HS15 x (bits 8...11)
 - HS0 x (bits 12...15)
 - CR5 (0x32) to CR10 (0x37)
 - PWM frequency and duty cycles
 - CR1 (0x26)
 - TRIG
 - 。 V2 0
 - V2_1
- LIN transmitter remains on
- Corresponding failure bits in status registers are set
- FS bit (bit 0 global status byte) is set

In fail-safe mode the device returns to a fail-safe state until the fail-safe condition is removed and the fail-safe was read by SPI. Depending on the root cause of the fail-safe operation, the actions to exit fail-safe mode are as shown in the following table.

| Failure source | Failure condition | Diagnosis | Exit from fail-safe mode |
|-----------------|------------------------|----------------------------------|----------------------------------|
| Microcontroller | Watchdog | FS (global status byte) = 1 | TRIG = 1 during long open window |
| (oscillator) | Early write failure or | WDFAIL (SR8) = 1 | Read&Clear SR8 |
| | expired window | WDFAIL_CNT_x (SR8) = n+1 | |
| | | FS (global status byte) = 1 | Wake-up |
| | Short at turn on | V1FAIL = 1 | Read&Clear SR8 |
| V1 | | FORCED SLEEP TSD2/V1SC (SR8) = 1 | ReduxClear SNO |
| VI | | FS (global status byte) = 1 | V4 > V |
| | Undervoltage | V1UV = 1 ⁽¹⁾ | V1 > V _{rth} |
| | | V1FAIL (SR7) = 1 ⁽²⁾ | Read&Clear SR8 |
| | | FS (global status byte) =1 | |
| Tomporatura | T _{.1} > TSD2 | TW (SR7) = 1 | $T_{\rm J}$ < TSD2 |
| Temperature | 11-1302 | TSD1 (SR8) = 1 | Read&Clear SR8 |
| | | TSD2 (SR8) = 1 | |

Table 52. Temporary failures conditions

- 1. Bit SR8/V1UV is set for t > t_{UV1} (16 μs). Fail-safe bit GSR/FS is set only after t_{RD} (NRESET low pulse).
- 2. If V1 < V1fail (for $t > t_{V1fail}$). The fail-safe bit is located in the global status register.

3.7.2 Non-recoverable failures - entering force VBAT standby mode

If the fail-safe condition persists and all attempts to return to normal system operation fail, the L99DZ320 enters the forced VBAT standby mode in order to prevent damage to the system. The forced VBAT standby mode can be terminated by any wake-up source. The root cause of the forced VBAT standby mode is indicated in the SPI status registers.

DS14235 - Rev 5 page 55/146



In forced VBAT standby mode, all control registers are set to power on default.

The forced VBAT standby mode is entered in case of:

- Multiple watchdog failures: FORCED SLEEP WD = 1 (15x watchdog failure)
- Multiple thermal shutdown 2: FORCED_SLEEP_TSD2_V1SC = 1 (7x TSD2)
- V1 short at turn on (V1 < V1fail for t > t_{V1short}): FORCED_SLEEP_TSD2_V1SC (SR8) = 1
- Loss of ground: SGNDLOSS (SR3) = 1

Table 53. Non recoverable failures conditions

| Failure source | Failure condition | Diagnosis | Exit from fail-safe mode |
|---------------------------------|----------------------------------|--|---|
| Microcontroller (oscillator) | 15 consecutive watchdog failures | FS (global status byte) =1 WDFAIL (SR8) = 1 FORCED_SLEEP_WD (SR8) = 1 | Wake-up TRIG = 1 during long open window Read&Clear SR8 |
| V1 | Short at turn on | FS (global status byte) = 1 V1FAIL = 1 FORCED_SLEEP_TSD2_V1SC (SR8) = 1 | Wake-up Read&Clear SR8 |
| Temperature | 7 times TSD2 | FS (global status byte) =1 TW (SR7) = 1 TSD1 (SR8) = 1 TSD2 (SR8) = 1 FORCED_SLEEP_TSD2_V1SC (SR8) = 1 | Wake-up Read&Clear SR8 |
| SGND | Loss of ground at SGND pin | FS (global status byte) = 1 SGNDLOSS (SR3) = 1 | Wake-up Read&Clear SR3 |

3.8 Reset output

If V1 is turned on and the voltage exceeds the V1 reset threshold, the reset output "NRESET" is pulled up by the internal pull-up resistor to V1 voltage after a reset delay time (t_{RD}). This is necessary for a defined start of the microcontroller when the application is switched on. Since the NRESET output is realized as an open drain output, it is also possible to connect an external NRESET open drain NRESET source to the output. As soon as the NRESET is released, the watchdog timing starts with a long open window.

V1 ESD prot

110 kΩ

Data in

Digital logic

Figure 21. NRESET pin

A reset pulse is generated in case of:

- V1 drops below Vrth (configurable by SPI) for t > t_{uv1}
- Watchdog failure

DS14235 - Rev 5 page 56/146



After turning on the V1 regulator (V_{SREG} power on or wake-up from VBAT_Standby mode), NReset is kept low for t_{RD} in order to keep the microcontroller in reset until supply voltage is stable.

3.9 LIN bus interface

3.9.1 Features

- LIN ISO 17987-4/2016 compliant transceiver
- Meets hardware requirements for transceivers (version 1.3)
- Data rate up to 20 kbit/s
- GND disconnection fail-safe at module level
- Off mode: does not disturb network
- GND shift operation at system level
- Microcontroller interface with CMOS compatible I/O pins
- Internal pull-up resistor
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2
- Matched output slopes and propagation delay
- Wake-up behavior according to LIN2.2a and "Hardware requirements for LIN, CAN and flexray interfaces (version 1.3)"

At $V_{SREG} > V_{POR}$ (that is V_{SREG} Power-on Reset threshold), the LIN transceiver is enabled.

The LIN transmitter is disabled in case of the following errors:

- Dominant TXDL time out
- LIN permanent recessive
- TSD1 on cluster 8 (global) if TSD CLUSTER EN = 1
- TSD1 on any clusters if TSD_CLUSTER_EN = 0 (default)

The LIN receiver is not disabled in case of any failure condition (it is reactivated in case of FS by thermal shutdown).

3.9.2 Error handling

The device LIN transceiver provides the following three error handling features:

1. Dominant TXDL time out

If TXDL is in dominant state (low) for $t > t_{dom(TXDL)}$ the transmitter is disabled, the status bit LIN_TXD_DOM (SR7) is set.

The transmitter remains disabled until the status bit is cleared.

The TXD dominant timeout detection can be disabled via SPI (LIN TXD TOUT = 0).

2. Permanent recessive

If TXDL changes to dominant (low) state but the RXDL signal does not follow within $t < t_{LIN}$ the transmitter is disabled, the status bit LIN PERM REC (SR7) is set.

The transmitter remains disabled until the status bit is cleared.

3. Permanent dominant

If the bus state is dominant (low) for $t > t_{dom(bus)}$ a bus permanent dominant failure is detected. The status bit LIN PERM DOM (SR7) is set.

The transmitter is not disabled.

3.9.3 Wake-up from standby modes

In low-power modes (V1_Standby and VBAT_Standby) the L99DZ320 can receive two types of wake-up signals from the LIN bus (configurable by SPI bit LIN_WU_CONFIG):

- Recessive dominant recessive pattern with t > t_{dom_LIN} (default, according to LIN 2.2a)
- A dominant time of at least 150 µs must be identified as a wake-up. Shorter dominant times may wake-up the device
- State change recessive to dominant or dominant to recessive (according to LIN 2.1)


Note: Dominant levels having duration less than a glitch filter time (it is defined 28 µs minimum, according to OEM requirements version 1.3) have to be filtered and therefore they cannot wake-up the device.

DS14235 - Rev 5 page 57/146



Pattern wake-up (default)

Figure 22. Wake-up behavior according to LIN 2.2a



GADG231020231201GT

Status change wake-up recessive to dominant

Normal wake-up can occur when the LIN transceiver was set in standby mode while LIN was in recessive (high) state. A dominant level at LIN for t_{LINBUS}, switch the device to active mode.

Status change wake-up dominant to recessive

If the LIN transceiver was set in standby mode while LIN was in dominant (low) state, recessive level at LIN for t_{LINBUS} , switch the device to active mode.

3.10 CAN FD bus transceiver

3.10.1 Features

- ISO 11898-2:2016 compliant
- CAN-FD cell has been designed according to "hardware requirements for transceivers (version 1.3)"
- Listen mode (transmitter disabled)
- SAE J2284 compliant
- Bit rate up to 5 Mbit/s
- Function range from -27 V to 40 V DC at CAN pins
- GND disconnection fail-safe at module level
- GND shift operation at system level
- Microcontroller interface with CMOS compatible I/O pins
- ESD and transient immunity according to ISO7637 and EN/IEC61000-4-2
- Matched output slopes and propagation delay

DS14235 - Rev 5 page 58/146



3.10.2 CAN transceiver operating modes

ACTIVE SPI cmd: goV1stby RX = ON TX = OFF RX = OFF WUP decod.= OFF TX = OFF TX = ON V1 Standby WUP decod. = OFI CANACT = 0 and CANAUTO BIAS= CAN REC Only Receive CAN AUTO BIAS=1 TX = OFFnly Mode CANACT WUP decod. = ON CAN TRX CAN TRX CAN TRX CAN TRX TRX STBY STBY STBY STBY Bias off Bias off Bias on Bias on CAN REC Only CAN AUTO_BIAS=0 or CAN communication timeout CANACT = CANACT = 0 (if CAN_WU_ENA=1) ke-up pattem (WUP) or SPI Flag: WAKE CAN (if CAN_WU_ENA=1) Wake-up pattem (WUP) Flag: WAKE CAN SPI cmd: goVBATstby => back to original state back to original state CAN AUTO_BIAS=1 and CAN bus activity WUP decod. = WUP by decoding a dominant-recessive-dominant pattern CAN TRX CAN TRX RX = OFF STBY Bit "CAN REC Bit "CAN ACT" STBY Results Bias off Bias on WUP decod = ON only CAN Transceiver disabled AN AUTO_BIAS=0 d RX and TX are functional CAN Transceiver disabled **VBAT Standby** RX only is functional

Figure 23. Transceiver state diagram

TRX normal mode

Full functionality of the CAN transceiver is available (transmitter and receiver) and the automatic voltage biasing is enabled.

State transitions from TRX normal mode to VBAT_Standby and V1_Standby are possible. No interrupt is generated in this mode.

CAN TRX STBY mode

The CAN transmitter is disabled in this mode and the RXDC pin is kept at high (recessive) level. CAN receiver is capable of detecting a wake-up pattern (WUP). In V1_Standby mode and VBAT_Standby mode, a WUP is indicated to the microcontroller by an interrupt signal.

There is no automatic state transition into TRX normal mode in the case of a detected CAN wake-up signal (WUP). After serving the interrupt, the microcontroller can initiate a state transition into TRX normal mode by setting the SPI bit CAN_ACT to '1'. (This can be done 160 µs after enabling the wake-up through CAN_WU_EN=1).

Moreover, in this mode two further submodes are possible ("Bias ON" or "Bias OFF"), depending on the CAN_AUTO_BIAS bit in CR1 (compliant with ISO 11898-2:2016) or timeout conditions.

3.10.3 CAN error handling

The devices provide the following four error handling features.

After power on reset (VS > VPOR) the CAN transceiver is disabled. The transceiver is enabled by setting CAN ACT = 1.

The CAN transmitter is disabled automatically in case of the following errors:

- Dominant TXDC time out
- CAN permanent recessive
- RXDC permanent recessive
- TSD1 on cluster 8 (global) if TSD_CLUSTER_EN = 1
- TSD1 on any clusters if TSD CLUSTER EN = 0 (default)

DS14235 - Rev 5 page 59/146



The CAN receiver is not disabled in case of any failure condition.

Dominant TXDC time out

If TXDC is in dominant state (low) for $t > t_{dom(TXDC)}$ the transmitter is disabled, status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

CAN Bus permanent recessive

If TXDC changes to dominant (low) state but CAN bus does not follow for 4 times, the transmitter is disabled, status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

CAN permanent dominant

If the bus state is dominant (low) for t > t_{CAN} a permanent dominant status is detected. The status is latched and can be read and optionally cleared by SPI. The transmitter is not disabled.

RXDC permanent recessive

If RXDC pin is clamped to recessive (high) state, the controller is not able to recognize a bus dominant state and could start messages at any time, which results in disturbing the overall bus communication. Therefore, if RXDC does not follow TXDC for 4 times the transmitter is disabled. The status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

3.10.4 Wake up by CAN

The default setting for the wake-up behavior after Power-on Reset is the wake-up by regular communication on the CAN bus. When the CAN transceiver is in a standby mode (CAN TRX STBY) the device can be woken up by sending 2 consecutive dominant bits separated by a recessive bit.

Normal pattern wake-up can occur when the CAN pattern wake-up option is enabled, and the CAN transceiver was set in standby mode (CAN TRX STBY) while CAN bus was in recessive (high) state or dominant (low) state. In order to wake-up the device, the following criteria must be fulfilled:

- The CAN interface wake-up receiver must receive a series of two consecutive valid dominant pulses, each
 of which must be longer than t_{filter}.
- The distance between 2 pulses must be longer than t_{filter}.
- The two pulses must occur within a time frame of twake.
- Wake-up occurs when duration of the second pulse becomes longer than t_{filter}.

Note:

A wake-up caused by a message on the bus starts the voltage regulator and the microcontroller to switch the application back to normal operation mode.

DS14235 - Rev 5 page 60/146



Figure 24. CAN wake-up capabilities

CAN pattern wake-up with dominant state before STANDBY

STANDBY

GADG041120211203GT

ACTIVE

Note:

The waveforms above illustrate the wake-up behavior from V1_Standby mode. For wake-up from VBAT_Standby mode the NRESET signal (with 2 ms timing) is generated instead of the RXDL (interrupt) signal.

3.10.5 CAN receive only mode

STATE

ACTIVE

During TRX normal mode, with the CAN_REC_ONLY bit it is possible to disable the CAN transmitter. In this mode it is possible to listen to the bus but not sending to it. The receiver termination network is still activated in this mode.

3.10.6 CAN looping mode

If the CAN_LOOP_EN (CR1) is set the TXDC input is mapped directly to the RXDC pin. This mode can be used in combination with the CAN receive only mode, to run diagnosis for the CAN protocol handler of the microcontroller.

3.11 Serial peripheral interface (ST SPI standard)

A 32-bit SPI is used for bidirectional communication with the microcontroller.

The SPI is driven by a microcontroller with its SPI peripheral running in the following mode:

CPOL = 0 and CPHA = 0

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to microcontroller with a built in SPI. Only three CMOS compatible output pins and one input pin need to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN = 0, the DO pin reflects the global error flag (fault condition) of the device.

Chip select not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) is in high impedance state. A low signal activates the output driver and a serial communication can be started. The state during CSN = 0 is called a communication frame.

If CSN = low for t > t_{CSNfail} the DO output is switched to high impedance in order not to block the signal line for other SPI nodes.

DS14235 - Rev 5 page 61/146



Serial data in (DI)

The input pin is used to transfer serial data into the device. The data applied to the DI is sampled at the rising edge of the CLK signal and shifted into an internal 32-bit shift register. At the rising edge of the CSN signal the content of the shift register is transferred to the data input register. The writing to the selected data input register is only enabled if exactly 32 bits are transmitted within one communication frame (that is CSN low). If more or less clock pulses are counted within one frame the complete frame is ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note:

Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

Serial data out (DO)

The data output driver is activated by a logical low level at the CSN input and switches from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin transfers the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK shifts the next bit out.

Serial clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) changes with the falling edge of the CLK signal. The SPI can be driven with a CLK frequency up to 4 MHz.

3.12 Power supply fail

3.12.1 VS supply failure

VS overvoltage

If the supply voltage V_S reaches the overvoltage threshold VSOV:

- LIN remains enabled
- CAN remains enabled
- HB4, ..., HB6 and HS7, ..., HS14 are turned off (default)
- The shutdown of outputs may be disabled by SPI (VS OV SD EN = 0)
- Charge pump is disabled (and is switched on automatically in case the supply voltage recovers to normal operating voltage)
- H-bridge gate driver is switched into sink condition
- Recovery of outputs after overvoltage condition is configurable by SPI
 - VS LOCK EN (CR16) = 1: outputs are off until Read&Clear VS OV (SR7)
 - VS_LOCK_EN (CR16) = 0: outputs turned on automatically after V_S overvoltage condition has recovered
- The overvoltage bit VS_OV (SR7) is set and can be cleared with a 'Read&Clear' command. The
 overvoltage bit is reset automatically if VS_LOCK_EN (CR16) = 0 and the overvoltage condition has
 recovered

V_S undervoltage

If the supply voltage Vs drops below the undervoltage threshold voltage (VSUV):

- LIN remains enabled
- CAN remains enabled
- HB4, ..., HB6 and HS7, .. , HS14 are turned OFF (default). The shutdown of outputs may be disabled by SPI (VS_UV_SD_EN (CR16) = 0).⁽¹⁾
- Recovery of outputs after undervoltage condition is configurable by SPI:
 - VS LOCK EN (CR16) = 1: outputs are off until Read&Clear VS UV (SR7)
 - VS_LOCK_EN (CR16) = 0: outputs turned on automatically after V_S undervoltage condition has recovered
- The undervoltage bit (V_{SUV}) is set and can be cleared with a 'Read and Clear' command. The undervoltage bit is removed automatically if VS LOCK EN = 0 and the undervoltage condition has recovered
- H-bridge gate driver passes to resistive low condition. (If VS_UV_SD EN = 1, otherwise remains unchanged until CP_LOW = 1)

DS14235 - Rev 5 page 62/146



1. The functionality is not guaranteed in the range $V_{por} < V_{S} < V_{SUV}$.

3.12.2 VSREG supply failure

VSREG overvoltage

If the supply voltages V_{SREG} reaches the overvoltage threshold V_{SREG} OV:

- LIN is switched to high impedance (RX is still on)
- CAN remains enabled
- HS15 and HS0 are turned off (default).
- The shutdown of outputs may be disabled by SPI (VSREG_OV_SD_EN (CR16) = 0)
- Recovery of outputs after overvoltage condition is configurable by SPI:
 - VSREG_LOCK_EN (CR16) = 1: outputs are off until Read&Clear VSREG_ OV (SR7)
 - VSREG_LOCK_EN (CR16) = 0: outputs turned on automatically after V_{SREG} overvoltage condition has recovered
- The overvoltage bit VSREG_OV (SR7) is set and can be cleared with a 'Read&Clear' command. The
 overvoltage bit is reset automatically if VSREG_LOCK_EN (CR16) = 0 and the overvoltage condition has
 recovered.

VSREG undervoltage

If the supply voltage V_{SREG} drops below the undervoltage threshold voltage (VSREG_UV):

- LIN is switched to high impedance (RX is still on⁽¹⁾)
- CAN remains enabled⁽¹⁾
- HS15 and HS0 are turned off (default).
- The shutdown of outputs may be disabled by SPI (VSREG_UV_SD_EN (CR16) = 0)⁽¹⁾
- ECV is switched in high impedance state and ECDR is discharged by R_{ECDRDIS} (to ensure the gate of the external Power MOSFET is discharged => EC mode considered as off)
- recovery of outputs after undervoltage condition is configurable by SPI:
 - VSREG_LOCK_EN = 1: outputs are off until Read&Clear VSREG_UV (SR7)
 - VSREG_LOCK_EN = 0: outputs turned on automatically after V_{SREG} undervoltage condition has
- The undervoltage bit (VSREG_UV (SR7) is set and can be cleared with a 'Read&Clear' command. The
 undervoltage bit is removed automatically if VSREG_LOCK_EN (CR16) = 0 and the undervoltage condition
 has recovered
- 1. The functionality is not guaranteed in the range $V_{por} < V_S < V_{SUV}$.

DS14235 - Rev 5 page 63/146



3.13 Temperature warning and thermal shutdown

 $T_J > TSD2$ TSD2 TSD1 All outputs: off V1,V2: off for 1.5 sec(typ) T=1.5sec(typ)All outputs and V2: off V1 remains on Diagnosis: TSD2 = 1 Diagnosis: TSD1 = 1 7x TSD2 within one minute 'Read and Clear Wake-up event T_J > TSD1 and $T_J < TSD1$ **Forced Temperature** Vbatstby Warning Diagnosis: TW = 1 'Read and Clear' and $T_J < TW$ $T_J > Tw$ Active Power-on reset event Mode **Standby Modes** (during cyclic sense) Vs > Vpor **Power-on Reset** All outputs incl V1 off

Figure 25. Thermal shutdown protection and diagnosis

Note: The thermal state machine recovers the same state where it was before entering standby mode. In case of a TSD2 it is entered in TSD1 state.

DS14235 - Rev 5 page 64/146



3.14 Power outputs HB4, ..., HB6, HS7 .. HS15 and HS0

The component provides a total of 3 half bridges outputs HB4,..., HB6 to drive motors and 9 stand-alone high-side outputs HS7,..., HS15 and HS0 to drive for example LED's, bulbs or to supply contacts. All high-side outputs, except HS15 and HS0, are supplied by the pin VS. HS15 and HS0 are instead supplied by the buffered supply VSREG. HS0 is intended to be used as contact supply.

Only HS15 and HS0 can be activated in standby modes.

All high-side and low-side outputs switch OFF in case of:

- VS overvoltage and undervoltage (depending on configuration, see Section 3.12: Power supply fail)
- Overcurrent (depending on configuration, overcurrent recovery mode, see below)
- Over temperature (TSD1)
- Fail-safe event
- Loss of ground at SGND pin

In case of overcurrent or over temperature (TSD1 bit in SR8) condition, the drivers switch off. The corresponding status bit is latched and can be read and optionally cleared by SPI. The drivers remain off until the status is cleared.

In case overvoltage/undervoltage condition, the drivers are switched off. The corresponding status bit is latched and can be read and optionally cleared by SPI. If the Vlockout bits are set to '1' the drivers remain off until the status is cleared. If the Vlockout bit is set to '0' the drivers switch on automatically if the error condition disappears. Undervoltage and overvoltage shutdown can be disabled by setting <VS_UV_SD_EN> respectively <VS OV SD_EN> to '0'. In case of open-load condition, the corresponding status register is latched. The status can be read and optionally cleared by SPI. The high and low-side outputs are not switched off in case of open-load condition.

For HB4, ..., HB6 the overcurrent recovery feature can be enabled by setting the HBx_OCR bit in CR13 (x = 4,..., 6); for HS7...HS9 the overcurrent recovery feature can be enabled by setting the HSy_OCR bit in CR13 (y = 7,...,9). If these bits are set to '1' the driver is automatically restarted from an overload condition. This overload recovery feature is intended for loads which have an initial current higher than the overcurrent limit of the output (for example inrush current of cold light bulbs). For HB4, HB5 and HB6 only, overcurrent threshold can be set via SPI (HBxOCTH y bits in CR16, x = 4, 5, 6 and y = 0, 1) among three different values.

Each of the stand-alone high-side driver outputs HS7, ..., HS15 and HS0 can be driven through:

- An internal generated PWM signal
- An internal timer
- One of the two direct drives (DIR1, DIR2)

When L99DZ320 is in V1_Standby or VBAT_Standby modes, HS0 and HS15 can be directly driven with DIR1/EI2 pin or PWM6/DIR2 pin.

Moreover, for each high-side driving LEDs, it is also available the "constant current mode" feature, which is configurable by SPI (CR3) and provides a constant current to the related output. This bit can be set only if the related driver is in OFF state and disables also its overcurrent and short-circuit detection (open-load detection remains ON). The "constant current code" is automatically disabled after the expiration time t_{CCMtimeout}.

The allowed sequence is the following:

- Set HSx_CCM bit (x = 7, ..., 15, 0), then turn ON the driver (other configurations are ignored): driver starts in current mode for t_{CCMtimeout}, then switches to ON mode, CCM is cleared by μC
 - If HSx_CCM bit is cleared by μC before timeout then driver is switched to ON mode
 - If CCM bit is set after driver has been started in ON, PWM, timer modes then CCM bit is ignored
- SC and OC are enabled in ON, PWM and timer modes, not in current mode
- Default value for CCM bit is OFF

DS14235 - Rev 5 page 65/146



3.15 Charge pump

The charge pump uses two external capacitors, which are switched with f_{CP} . The output of the charge pump has a current limitation. In standby mode and after a thermal shutdown has been triggered the charge pump is disabled. If the charge pump output voltage remains too low for longer than TCP, the Power MOSFET outputs are switched off. The H-bridge Power MOSFET gate drivers are switched to resistive low (according to undervoltage setting described in Section 3.12.1: VS supply failure) and the CP_LOW (SR7) bit is set. This bit has to be cleared to reactivate the drivers. In case of reaching the overvoltage shutdown threshold V_{SOV} the charge pump is disabled and automatically restarted after VS has restored to normal operating voltage. Charge pump may be also switched off in normal mode by setting the bits CP_OFF in CR2 only if CP_OFF_EN is set to "1" in CR1.

Note:

In order to improve EME performance, the sampling frequency of the charge-pump is modulated (in his functional range) with a triangular function, providing a spreading of its energy spectrum. This "clock dithering" is performed automatically if the bit DISABLE_CP_DITH in CR1 is "0" (default value).

Filter time (T_{CP})
typ. 64 μs

CLK

Power stage disable
- All power stage (beside P-channel) disabled
- Gate drive outputs disabled

Figure 26. Charge pump low filtering and startup implementation

3.16 Inductive loads

Each of the half bridges is built by internally connecting high-side and low-side power DMOS transistors. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven at the outputs HB4 to HB6 without external freewheeling diodes. The high-side drivers HS7 to HS15 and HS0 are intended to drive resistive loads only. Therefore, only a limited energy (E < 1 mJ) can be dissipated by the internal ESD diodes in the freewheeling condition. For inductive loads (L > 100 μ H) an external freewheeling diode connected between GND and the corresponding output is required.

3.17 Open-load detection

The open-load detection monitors the load current in each activated output stage. If the load current is below the open-load detection threshold for at least t_{FOL} the corresponding open-load bit is set in the status register.

3.18 Overcurrent detection

An overcurrent condition is detected if the output current exceeds the overcurrent threshold (I_{OCXX}). In this case, a status flag (HBx_LS_OC / HBx_HS_OC with x = 4, ..., 6 and HSy_OC with y = 0, 7, 8, 9, 11, ..., 15) is set in the corresponding status register and the output is turned OFF to reduce the power dissipation and to protect the integrated circuit. The status flag must be cleared before the output can be turned ON by SPI.

In overcurrent recovery mode (HBx_OCR or HSy_OCR set to 1, see Control register 13 (0x3Ah)) the output is switched OFF, but the correspondent HBx_OC or HSy_OC flag is not set. The output is switched ON automatically according to the configured overcurrent recovery frequency (HBx_OCR_FREQ or HSy_OCR_FREQ, see Control register 4 (CR4, 0x30)).

A blanking time t_{BLK} is applied at turn ON of the output.

The filter time applied is:

- t_{EOC} for outputs without overcurrent recovery mode (from HS11 to HS15 and HS0)
- t_{OCRxx} (programmable) for outputs with overcurrent recovery mode (from HB4 to HB6 and from HS7 to HS9); independent if overcurrent recovery mode is enabled or disabled by bit HBx_OCR / HSy_OCR.

DS14235 - Rev 5 page 66/146



Vout

Current

OC flag

Tockxx

Existing datasheet parameters


OC occurs

Driver starts

Figure 27. Overcurrent threshold reached during blanking time

In that case, OC is detected and flagged after $T_{\text{OCRxx}} = T_{\text{BLK}} + T_{\text{ILTER}}$ the blanking time is only present after driver start.

Figure 28. OC threshold reached after blanking time (OC filter time is reduced by the blanking time)



For half bridges configured in PWM mode, no blanking time t_{BLK} is applied and the overcurrent filter time is reduced to t_{FOC_PWM} .

DS14235 - Rev 5 page 67/146






Figure 29. Half bridges in PWM mode: filter time is tFOC PWM

3.19 Short-circuit current detection


To distinguish low resistive short-circuit events from overcurrent conditions (especially in overcurrent recovery mode), a short-circuit current threshold is implemented for all the half bridges (HB4 to HB6).

Short-circuit condition is detected if the output current exceeds the short current threshold (I_{SCX}). In this case, a status flag HBx_HS_SC / HBx_LS_SC is set in the corresponding status register and the output is turned OFF. The corresponding overcurrent flag of the out (HBx_HS_OC / HBx_LS_OC) is also set. The HBx_HS_OC / HBx_LS_OC status flag must be cleared before the output can be turned ON by SPI.

A blanking time t_{BLK} is applied at turn on of the output.

The filter time applied is t_{FSC} .

Figure 30. Half bridge short-circuit detection in latch mode (overcurrent recovery disabled) and OCR mode (overcurrent recovery enabled)



In PWM mode, no blanking time t_{BLK} is applied and the short-circuit filter time is reduced to t_{FSC PWM}.

DS14235 - Rev 5 page 68/146






Figure 31. Half bridge short-circuit detection in PWM mode: filter time is t_{FSC PWM}

High-side drivers with overcurrent recovery mode (HS7-HS9) are also short-circuit protected.

A short-circuit condition is detected at turn on of the output if the output voltage level remains low (< 2 V) after the programmed filter time t_{OCRxx} .

If a short-circuit condition is detected, the output is turned OFF and the overcurrent flag HSx_OC is set. This bit must be cleared before the output can be turned ON by SPI.

3.20 Current monitor

The current monitor sources an image of the power stage output current at the CM pin, which has the fixed ratio (I_{CMr} see Section 2.4.8: Current monitor output) of the instantaneous current of the selected high-side driver. The signal at output CM is blanked after switching on the driver until the correct settlement of the circuitry. The bits CM_SEL_x (x=0,...,4) in CR13 define which of the outputs is multiplexed to the current monitor output CM. The current monitor output allows a more precise analysis of the actual state of the load rather than the detection of an open-load or overload condition. For example, it can be used to detect the motor state (starting, free running, stalled). The current monitor output is enabled after the current monitor blanking time, when the selected output is switched on. If this output is off, the current monitor output is in high impedance mode. The current monitor can be activated/deactivated by selecting the corresponding setting for CM on/off bit.

3.21 PWM mode of the power outputs

All half bridges can be, if suitably configured in CR2, directly driven in a 25 kHz PWM mode via pin PWM6 and PWM4-5. In this case, for the selected output, blanking time t_{BLK} is replaced by $t_{FOC\ PWM}$.

When the PWM mode is activated on a half bridge low-side driver, all the others remain configurable according to the standard output bits (HBx_LS & HBx_HS) in CR16 (see Section 6.4.12: Control register 16 (0x3Dh)).

Note: Active freewheeling is not implemented in PWM mode.

3.22 Cross current protection

The three half bridges of the device are crosscurrent protected by an internal delay time. If one driver (LS or HS) is turned off, the activation of the other driver of the same half bridge is automatically delayed by the crosscurrent protection time. After the crosscurrent protection time has expired the slew rate limited switch off phase of the driver is changed into a fast turn off phase and the opposite driver is turned on with slew rate limitation. Due to this behavior, it is always guaranteed that the previously activated driver is completely turned off before the opposite driver starts to conduct.

DS14235 - Rev 5 page 69/146



3.23 Overcurrent recovery mode

Loads with startup currents higher than the overcurrent limits (for example inrush current of lamps, start current of motors) can be driven by suitably using the programmable overcurrent recovery (OCR) mode. To enable this feature, which is available for HB4-6, HS7-HS9, each of these drivers has a corresponding overcurrent recovery bit. If this bit is set, the output is turned OFF when the overcurrent threshold is reached and turned ON automatically after a programmable recovery time. The PWM modulated current provides sufficient average current to power up the load (for example heat up the bulb) until the load reaches operating condition. The recovery frequency (f_{OCR}) as well as the on time (t_{OCR}) is programmable in CR4.

3.24 H-bridge control

The PWMH and DIRH input controls the drivers of the external H-bridge transistors. In single motor mode the motor direction can be chosen with the direction input (DIRH), the duty cycle and frequency with the PWMH input (single mode). With the SPI-registers SD (CR12) and SDS (CR12) four different slow decay modes (via drivers and via diode) can be selected using the high-side or the low-side transistors. Unconnected inputs are defined by internal pull-down current. Alternatively, the bridge can be driven in half bridge mode (dual mode). By setting the dual mode bit DM = 1, both half bridges can be used for two separated motors, using the same control pins DIRH and PWMH.

Table 54. H-bridge control truth table Control pins **Control bits** Failure bits **Output pin**

| | | 7. 7 | | | | | | | | | | | —————————————————————————————————————— | | | | |
|----|------|------|-----|----|-----|-----|--------|-------|-------|----|------|------------------|--|------------------|------------------|--------|-----------------------------------|
| Nb | DIRH | РММН | HEN | SD | SDS | DIM | CP_LOW | vo_sv | vu_sv | SO | TSD1 | GH1 | GL1 | GH2 | GL2 | Mode | Description |
| 1 | х | х | 0 | х | х | х | х | х | х | х | х | RL | RL | RL | RL | | H-bridge disabled |
| 2 | x | x | 1 | х | x | x | 1 | 0 | 0 | 0 | 0 | RL | RL | RL | RL | | Charge pump voltage too low |
| 3 | Х | х | 1 | х | х | х | 0 | х | х | Х | 1 | RL | RL | RL | RL | | Thermal shutdown |
| 4 | х | х | 1 | х | х | х | 0 | 1 | 0 | 0 | 0 | L | L | L | L | | Overvoltage |
| 5 | х | х | 1 | х | х | х | 0 | 0 | 0 | 1 | 0 | L ⁽¹⁾ | L ⁽¹⁾ | L ⁽¹⁾ | L ⁽¹⁾ | | Short-circuit ⁽¹⁾ |
| 6 | 0 | 1 | 1 | х | х | 0 | 0 | 0 | 0 | 0 | 0 | L | Н | Н | L | | Bridge H2/L1 on |
| 7 | х | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | L | Н | L | Н | Single | Slow-decay mode LS1 and LS2 on |
| 8 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | L | Н | L | L | | Slow-decay mode LS1 on |
| 9 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | L | L | L | Н | | Slow-decay mode LS2 on |
| 10 | 1 | 1 | 1 | х | х | 0 | 0 | 0 | 0 | 0 | 0 | Н | L | L | Н | | Bridge H1/L2 on |
| 11 | x | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Н | L | Н | L | | Slow-decay mode HS1 and HS2 on |
| 12 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | L | L | Н | L | | Slow-decay mode HS2 on |
| 13 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Н | L | L | L | | Slow-decay mode HS1 on |
| 14 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | L | L | | |
| 15 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | L | Н | | |
| 16 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | Н | L | L | Dual | Half bridge mode |
| 17 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | Н | L | Н | | |
| 18 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | L | L | | |

DS14235 - Rev 5 page 70/146





| | Contro | ol pins | | Contr | ol bits | \$ | | Fai | ilure b | oits | | Output pin | | | | | | |
|----|--------|---------|-----|-------|---------|----|--------|-------|---------|------|------|------------|-----|-----|-----|------|------------------|--|
| Nb | DIRH | РММН | HEN | SD | SDS | DM | CP_LOW | \0_8\ | vo_sv | DS | TSD1 | GH1 | GL1 | GH2 | GL2 | Mode | Description | |
| 19 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | Н | L | | | |
| 20 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Н | L | L | L | | | |
| 21 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Н | L | Н | L | Dual | | |
| 22 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Н | L | Н | L | | Half bridge mode | |
| 23 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Н | L | L | Н | | | |
| 24 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | L | Н | Н | L | | | |
| 25 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | L | Н | L | Н | | | |

^{1.} Only the half bridge (low-side and high-side), in which one Power MOSFET is in short-circuit condition is switched off. Both Power MOSFETs of the other half bridge remain active and driven by DIRH and PWMH.

H-bridge is forced off during long open window until watchdog kicks in short window, keeping control bits accessible in the meanwhile.

3.25 H-bridge driver slew rate control

The rising and falling slope of the drivers for the external high-side Power MOSFET can be slew rate controlled. If this mode is enabled the gate of the external high-side Power MOSFET is driven by a current source instead of a low impedance output driver switch as long as the drain-source voltage over this Power MOSFET is above the switch threshold. The current is programmed using the bits SLEW<4:0>, which represent a binary number. This number is multiplied by the minimum current step. This minimum current step is the maximum source/sink current ($I_{GHxrmax}/I_{GHxfmax}$) divided by 31. Programming SLEW<4:0> to 0 disables the slew rate control and the output is driven by the low impedance output driver switch.

Note: To avoid crosscurrent conduction, it must be avoided the usage of the lowest slew rate configurations.

DS14235 - Rev 5 page 71/146






Figure 32. Half bridge GSHx slope

3.26 Resistive low

The resistive output mode protects the device and the H-bridge in the standby mode and in some failure modes (thermal shutdown (TSD), charge pump low (CP_LOW, see also undervoltage setting described in Section 3.12.1: VS supply failure) and stuck at '1' at DI pin). When a gate driver changes into the resistive output mode due to a failure a sequence is started. In this sequence the concerning driver is switched into sink condition for 32 μ s to 64 μ s to ensure a fast switch off of the H-bridge transistor. If slew rate control is enabled, the sink condition is slew rate controlled. Afterwards the driver is switched into the resistive output mode (resistive path to source).

DS14235 - Rev 5 page 72/146



3.27 Short-circuit detection/ drain-source monitoring

The drain-source voltage of each activated external Power MOSFET of the H-bridge is monitored by comparators to detect shorts to ground or battery. If the voltage drop over the external Power MOSFET exceeds the threshold voltage V_{SCd} for longer than the short current detection time t_{SCd} plus the comparator settling time t_{SCS} , the corresponding gate driver switches the external Power MOSFET off and the corresponding drain-source monitoring flag (DS MON LS1, DS MON LS2, DS MON HS1, DS MON HS2) is set. The DSMON_x bits have to be cleared through the SPI to reactivate the gate drivers. This monitoring is only active while the corresponding gate driver is activated. If a drain-source monitor event is detected (in Table 55. H-bridge monitoring in off mode is generically indicated as DS=1, meaning an OR among all four DSMON bits), the corresponding gate driver remains activated for at maximum the filter time t_{SCd} plus comparator settling time t_{SCs} . The threshold voltage V_{SCd} can be programmed using the SPI.




Figure 33. H-bridge diagnosis

3.28 H-bridge monitoring in OFF mode

The drain-source voltages of the H-bridge driver external transistors can be monitored, while the transistors are switched off. If either bit OL_H1L2 (CR12) or OL_H2L1 (CR12) is set to '1', while bit HEN (CR 18) = '1', the H-drivers enter resistive low mode and the drain-source voltages can be monitored. Since the pull-up resistance is equal to the pull-down resistance on both sides of the bridge a voltage of 2/3VS on the pull-up high-side and 1/3VS on the low-side is expected, if they drive a low-resistive inductive load (for example motor). If the drain-source voltage on each of these Power MOSFET is less than 1/6 VS, the drain-source monitor bit of the associated driver is set. In off-mode monitoring DSMON_HS1 and DSMON_HS2 are not used and set to 0, being relevant only DSMON_LS1and DSMON_LS2. In case of a short to ground the drain-source monitor bits of both low-side gate drivers are set. A short to V_S can be diagnosed by setting the "H-bridge OL high threshold (H OLTH High)" bit to one. The open-load filter time (t_{fOL}) is 2 ms typical.

DS14235 - Rev 5 page 73/146




Vs $20k \ge Vs/3$ Vs/3 MON = 0 VT = Vs/6 Vs/3 MON = 0 VT = Vs/6 VT = Vs/6

Figure 34. H-bridge off state diagnosis (no open-load detected)

Figure 35. H-bridge off state diagnosis (open-load detected)

≟ m



DS14235 - Rev 5 page 74/146




Vs $20k \geqslant$ GND MON = 1 $V_T = Vs/6$ $Short 20k \geqslant$ $V_T = Vs/6$ $V_T = Vs/6$

Figure 36. H-bridge off state diagnosis (short to ground detected)

Figure 37. H-bridge off state diagnosis (short to Vs detected)

m



In this specific case (H_OLTH_high = 1) the outputs of the 2 comparators are inverted to be compliant to Table 54. H-bridge control truth table (Nb = 5 and 9).

DS14235 - Rev 5 page 75/146



| Nb | | Control bits | | | re bits | Comments |
|----|---------|--------------|-------------|-----------|-----------|-------------------------------|
| ND | OL H1L2 | OL H2L1 | H OLTH High | DSMON LS1 | DSMON LS2 | |
| 1 | 0 | 0 | 0 | 0 | 0 | Drain-source monitor disabled |
| 2 | 1 | 0 | x | 0 | 0 | No open-load detected |
| 3 | 1 | 0 | 0 | 0 | 1 | Open-load |
| 4 | 1 | 0 | 0 | 1 | 1 | Short to GND |
| 5 | 1 | 0 | 1 | 1 | 1 | Short to VS |
| 6 | 0 | 1 | х | 0 | 0 | No open-load detected |
| 7 | 0 | 1 | 0 | 1 | 0 | Open-load |
| 8 | 0 | 1 | 0 | 1 | 1 | Short to GND |
| 9 | 0 | 1 | 1 | 1 | 1 | Short to VS |

Table 55. H-bridge monitoring in off mode

3.29 Programmable cross current solution


The external Power MOSFETs transistors in H-bridge (two half bridges) configuration are switched on with an additional delay time t_{CCP} to prevent cross current in the half bridge. The cross current protection time t_{CCP} can be programmed with the SPI using bits COPT<3:0> (CR12). The timer is started when the gate driver is switched on in the device.

The PWMH module has 2 timers to configure locking time for high-side and freewheeling low-side.

The programmable time t_{CCP-TIM1/CCP-TIM2} is the same. Sequence for switching in PWM mode is as follows:

- HS switches off after locking t_{CCP-TIM1}
- LS switches on after 2nd locking t_{CCP-TIM1}
- HS switches on after locking t_{CCP-TIM2} which starts with rising edge on PWMH input

Figure 38. PWMH cross current protection time implementation



DS14235 - Rev 5 page 76/146



3.30 Temperature warning and shutdown

If any of the cluster (see Section 3.31: Digital thermal clusters) junction temperatures rise above the temperature warning threshold (T_{jTW}), a temperature warning flag is set after the temperature warning filter time (t_{fTjTW}) and can be read via SPI. If the junction temperature increases above the temperature shutdown threshold (T_{jTS}), the thermal shutdown bit is set and the power transistors of all output stages are switched off to protect the device after the thermal shutdown filter time. The gates of the H-bridge are discharged by the 'resistive low' mode. The temperature warning and thermal shutdown flags are latched and must be cleared by the microcontroller. This is done by a read and clear command on an arbitrary register, because both bits are part of the global status register (TSD1 is bit 4 in SR 8 while TW is in bit 8 in SR 7).

After these bits have been cleared, the output stages are reactivated. If the temperature is still above the thermal warning threshold, the thermal warning bit is set after t_{fTjTW} . Once this bit is set, and the temperature is still above the shutdown threshold, temperature shutdown is detected after t_{fTjTW} and the outputs are switched off. Therefore, the minimum time after which the outputs are switched off in this case, is twice the thermo warning/ thermo shutdown filter time t_{fTiTW} .

3.31 Digital thermal clusters

In order to provide an advanced on chip temperature control, the power outputs are grouped in eight clusters with dedicated thermal sensors. The sensors are suitably located on the device (see Figure 39. Digital thermal clusters identification). In case the temperature of an output cluster reaches the thermal shutdown threshold, the outputs assigned to this cluster are shutdown (all other outputs remain active). Each output cluster has a dedicated temperature warning and shutdown flag (SR1 and SR2). Hence, the thermal cluster concept allows to identify a group of outputs in which one or more channels are in the overload condition.

Thermal clusters can be configured using the bit TSD CLUSTER EN (CR3):

- Standard mode (default): as soon as any cluster reaches thermal threshold the device is switched off. V1
 regulator remains on and it is switched off reaching TSD2. All the thermal sensors are put in "OR". In fact, if
 one of these sensors reaches TSD1:
 - All outputs drivers, charge-pump and V2 are turned OFF
 - V1 remains on until TSD2
 - LIN and CAN transmitters are turned OFF (but they are forced in "receive only" mode)
- Cluster mode: only the cluster that reaches shutdown temperature is switched off.
 In case cluster Th_CL7 reaches TSD1:
 - HS0, HS15, V2 are turned OFF
 - V1 remains ON until TSD2

In case cluster Th_CL8 reaches TSD1:

- all outputs drivers, charge pump and V2 are turned OFF
- V1 remains on until TSD2
- LIN and CAN transmitters are turned OFF (they are forced in "receive only" mode)

DS14235 - Rev 5 page 77/146




Figure 39. Digital thermal clusters identification

Table 56. Digital thermal clusters definition

| Th_CL1 | Th_CL2 | Th_CL3 | Th_CL4 | Th_CL5 | Th_CL6 | Th_CL7 | Th_CL8 |
|-----------|-----------|-----------|-----------|-----------|-----------|-------------------------|-------------|
| | | | | | | VREG 1 | |
| HS9 | LICO LIDA | HB5 | HS7 | HS8 | HB6 | VREG 2 | Global |
| поэ | ПБ4 | HB4 HB5 | HS11-HS14 | | ПВО | HS15 | |
| | | | | | | HS0 | |
| | | | | | | TW | T\A/ |
| TW & TSD1 | &TSD1. | TW, TSD1 |
| | | | | | | TSD2 for VREG1 only (1) | וטטו |

1. In default V1_Standby mode, only TSD2 is available for this cluster.

DS14235 - Rev 5 page 78/146



4 Serial peripheral interface (SPI)

A 32-bit SPI is used for bidirectional communication with the microcontroller.

The SPI is driven by a microcontroller with its SPI peripheral running in the following mode:

CPOL = 0 and CPHA = 0.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to microcontroller with a built-in SPI. Only three CMOS compatible output pins and one input pin are needed to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN = 0, the DO-pin reflects the global error flag (fault condition) of the device.

Chip select not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) is in high impedance state. A low signal activates the output driver and a serial communication can be started. The state during CSN = 0 is called a communication frame.

If CSN = low for $t > t_{CSNfail}$ the DO output is switched to high impedance in order to not block the signal line for other SPI nodes.

Serial data in (DI)

The input pin is used to transfer data serial into the device. The data applied to the DI is sampled at the rising edge of the CLK signal and shifted into an internal 32-bit shift register. At the rising edge of the CSN signal the content of the shift register is transferred to the data input register. The writing to the selected data input register is only enabled if exactly 32 bits are transmitted within one communication frame (that is CSN low). If more or less clock pulses are counted within one frame the complete frame is ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note:

due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

Serial data out (DO)

The data output driver is activated by a logical low level at the CSN input and go from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin transfers the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK shifts the next bit out.

Serial clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) changes with the falling edge of the CLK signal. The SPI can be driven with a CLK frequency up to 4 MHz.

4.1 ST SPI 4.0

The ST SPI is a standard used in ST Automotive ASSP devices.

This chapter describes the SPI protocol standardization. It defines a common structure of the communication frames and defines specific addresses for product and status information.

The ST SPI allows the usage of generic software to operate the devices while maintaining the required flexibility to adapt it to the individual functionality of a particular product. In addition, failsafe mechanisms are implemented to protect the communication from external influences and a wrong or unwanted usage.


The device serial peripheral interface is compliant to the ST SPI standard rev. 4.0.

DS14235 - Rev 5 page 79/146



4.1.1 Physical layer

Figure 40. SPI pin description



4.2 Signal description

Chip select not (CSN)

The communication interface is deselected, when this input signal is logically high. A falling edge on CSN enables and starts the communication while a rising edge finishes the communication and the sent command is executed when a valid frame is sent. During communication start and stop the serial clock (SCK) has to be logically low. The serial data out (SDO) is in high impedance when CSN is high or a communication timeout was detected.

Serial clock (SCK)

This SCK provides the clock of the SPI. Data present at serial data input (SDI) is latched on the rising edge of serial clock (SCK) into the internal shift registers while on the falling edge data from the internal shift registers are shifted out to serial data out (SDO).

Serial data input (SDI)

This input is used to transfer data serially into the device. Data is latched on the rising edge of serial clock (SCK).

Serial data output (SDO)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of serial clock (SCK).

4.2.1 Clock and data characteristics

The ST SPI can be driven by a microcontroller with its SPI peripheral running in the following mode:

Figure 41. SPI signal description

The communication frame starts with the falling edge of the CSN (communication start). SCK has to be low. The SDI data is then latched at all the following rising SCK edges into the internal shift registers.

After communication start the SDO leaves 3-state mode and presents the MSB of the data shifted out to SDO. At all the following falling SCK edges data is shifted out through the internal shift registers to SDO.

DS14235 - Rev 5 page 80/146



The communication frame is finished with the rising edge of CSN. If a valid communication takes place (for example a correct number of SCK cycles, access to a valid address), the requested operation according to the operating code is performed (write or clear operation).


4.2.2 Communication protocol

SDI frame

The devices data in the frame consists of 32 bits (OpCode (2 bits) + address (6 bits) + data byte 3 + data byte 2 + data byte 1).

The first two transmitted bits (MSB, MSB-1) contain the operation code that represents the instruction that is performed. The following 6 bits (MSB-2 to MSB-7) represent the address on which the operation is performed. The subsequent bytes contain the payload.

Figure 42. SDI frame



Operating code

The operating code is used to distinguish between different access modes to the registers of the slave device.

Table 57. Operation codes

| OC1 | OC0 | Description |
|-----|-----|--------------------------|
| 0 | 0 | Write operation |
| 0 | 1 | Read operation |
| 1 | 0 | Read and clear operation |
| 1 | 1 | Read device information |

A "Write operation" leads to a modification of the addressed data by the payload if a write access is allowed (for example, control register, valid data). Besides this, a shift out of the registers content (data present at the communication start) is performed.

A "Read operation" shifts out the data present in the addressed register at the communication start. The payload data is ignored and internal data is not modified. In addition, a burst read can be performed.

A "Read and clear operation" leads to a clear of addressed status bits. The bits to be cleared are defined first by address, second by payload bits set to '1'. Besides this, a shift out of the registers content (data present at the communication start) is performed.

DS14235 - Rev 5 page 81/146



Note:

Status registers that change status during communication could be cleared by the actual read and clear operation and are not reported in actual communication or in the following communications. To avoid a loss of any reported status, it is recommended just to clear the status registers that are already reported in the previous communication (selective bitwise clear).

Advanced operation codes

To provide besides the separate write of all the control registers and the bitwise clear of all the status registers, two advanced operation codes can be used to set all the control registers to the default value and to clear all the status registers

A 'set all control registers to default' command is performed when an OpCode '11' at address b'111111 is performed.

Note:

Consider that potential device specific write-protected registers cannot be cleared with this command as therefore a device power-on reset is needed.

A 'clear all status registers' command is performed when an OpCode '10' at address b'111111 is performed.

Data in payload

The payload (data byte 1 to data byte 3) is the data transferred to the device with every SPI communication. The payload always follows the OpCode and the address bits.

For write access the payload represents the new data written to the addressed register. For read and clear operations the payload defines which bit of the addressed status register is cleared. In the case of a '1' at the corresponding bit position the bit is cleared.

For a read operation the payload is not used. For functional safety reasons it is recommended to set the unused payload to '0'.

SDO frame


The data out frame consists of 32 bits (GSB + data bytes 1 to 3).

The first eight transmitted bits contain the device-related status information and are latched into the shift register at the time of the communication starts. These 8 bits are transmitted at every SPI transaction.

The subsequent bytes contain the payload data and are latched into the shift register with the eight positive SCK edges.

This could lead to an inconsistency of data between the GSB and the payload due to different shift register load times. Anyway, no unwanted status register clear should appear, as status information should just be cleared with a dedicated bit clear.

Figure 43. SDO frame



Global status byte (GSB)

The bits (Bit 0 to Bit 4) represent a logical OR combination of bits located in the status registers. Therefore, no direct read & clear can be performed on these bits inside the GSB.

DS14235 - Rev 5 page 82/146



Table 58. Global status byte

| Bit 31 | Bit 30 | Bit 29 | Bit 28 | Bit 27 | Bit 26 | Bit 25 | Bit 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GSBN | RSTB | SPIE | PLE | FE | DE | GW | FS |

Global status bit not (GSBN)

The GSBN is a logical NOR combination of Bit 24 to Bit 30. This bit can also be used as a global status flag without starting a complete communication frame as it is present directly after pulling CSN low.

Reset bit (RSTB)

The RSTB indicates a device reset. In case this bit is set, specific internal control registers are set to default and kept in that state until the bit is cleared.

The RSTB bit is cleared after a read and clear of all the specific bits in the status registers that caused the reset event.

SPI error (SPIE)

The SPIE is a logical OR combination of errors related to a wrong SPI communication.

Physical layer error (PLE)

The PLE is a logical OR combination of errors related to the LIN and CAN FD transceivers.

Functional error (FE)

The FE is a logical OR combination of errors coming from functional blocks (for example high-side overcurrent).

Device error (DE)

The DE is a logical OR combination of errors related to device specific blocks (for example VS overvoltage, over temperature).

Global warning (GW)

The GW is a logical OR combination of warning flags (for example thermal warning).

Fail-safe (FS)

The FS bit indicates that the device was forced into a safe state due to mistreatment or fundamental internal errors (for example watchdog failure, voltage regulator failure).

Data out payload

The payload (data bytes 1 to 3) is the data transferred from the slave device with every SPI communication to the master device. The payload always follows the OpCode and the address bits of the actual shifted in data (in frame response).

4.2.3 Address definition

Table 59. Address definition - device application access

| Device application access | | | | | | |
|---------------------------|-----|--|--|--|--|--|
| Operating code | | | | | | |
| OC1 | OC0 | | | | | |
| 0 | 0 | | | | | |
| 0 | 1 | | | | | |
| 1 | 0 | | | | | |

Table 60. Address definition - device information read access

| Device information read access | | | | | |
|--------------------------------|-----|--|--|--|--|
| Operating code | | | | | |
| OC1 | OC0 | | | | |
| 1 | 1 | | | | |

DS14235 - Rev 5 page 83/146



Table 61. Address definition - RAM access

| RAM address | Description | Access |
|-------------|------------------------|--------|
| 3FH | Configuration register | R/W |
| | | |
| 3DH | Status register 13 | R/C |
| | | |
| 32H | Status register 2 | R/C |
| 31H | Status register 1 | R/C |
| | | |
| 22H | Control register 34 | R/W |
| 1DH | Control register 29 | R/W |
| | | |
| 02H | Control register 2 | R/W |
| 01H | Control register 1 | R/W |
| 00H | Reserved | |

Table 62. Address definition - ROM access

| ROM Address | Description | Access |
|-------------|-------------------------------|--------|
| 3FH | <advanced op.=""></advanced> | W |
| 3EH | <gsb options=""></gsb> | R |
| | | |
| 20H | <spi cpha="" test=""></spi> | R |
| 16H | <wd 4="" bit="" pos.=""></wd> | R |
| 15H | <wd 3="" bit="" pos.=""></wd> | R |
| 14H | <wd 2="" bit="" pos.=""></wd> | R |
| 13H | <wd 1="" bit="" pos.=""></wd> | R |
| 12H | <wd 2="" type=""></wd> | R |
| 11H | <wd 1="" type=""></wd> | R |
| 10H | <spi mode=""></spi> | R |
| | | |
| 0AH | <silicon ver.=""></silicon> | R |
| | | |
| 05H | <device n.4=""></device> | R |
| 04H | <device n.3=""></device> | R |
| 03H | <device n.2=""></device> | R |
| 02H | <device n.1=""></device> | R |
| 01H | <device family=""></device> | R |
| 00H | <company code=""></company> | R |

Information registers

DS14235 - Rev 5 page 84/146



The device information registers can be read by using OpCode '11'. After shifting out the GSB the 8-bit wide payload is transmitted. By reading device information registers a communication width which is minimum 16 bits plus a multiple by 8 can be used. After shifting out the GSB followed by the 8-bit wide payload a series of '0' is shifted out at the SDO.

Table 63. L99DZ320 information register map

| ROM address | Description | Access | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------------|-------------------------------|--------|-------------------------------|-------|-------|-------|---------|-------|-------|-------|
| 3FH | <advanced op.=""></advanced> | | | | | | | | | |
| 3EH | <gsb options=""></gsb> | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | |
| 20H | <spi cpha="" test=""></spi> | R | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 16H | <wd 4="" bit="" pos.=""></wd> | R | | | | C | 0H | | | |
| 15H | <wd 3="" bit="" pos.=""></wd> | R | | | | 7F | =H | | | |
| 14H | <wd 2="" bit="" pos.=""></wd> | R | | | | C | DН | | | |
| 13H | <wd 1="" bit="" pos.=""></wd> | R | | | | 66 | 3H | | | |
| 12H | <wd 2="" type=""></wd> | R | | | | 91 | 1H | | | |
| 11H | <wd 1="" type=""></wd> | R | | | | 30 | CH | | | |
| 10H | <spi mode=""></spi> | R | | | | В | OH | | | |
| | | | | | | | | | | |
| 0AH | <silicon ver.=""></silicon> | R | major revision minor revision | | | | evision | | | |
| | | | | | | | | | | |
| 05H | <device n.4=""></device> | R | | | | 52 | 2H | | | |
| 04H | <device n.3=""></device> | R | 35H | | | | | | | |
| 03H | <device n.2=""></device> | R | 52H | | | | | | | |
| 02H | <device n.1=""></device> | R | 44H | | 44H | | | | | |
| 01H | <device family=""></device> | R | 01H | | | | | | | |
| 00H | <company code=""></company> | R | 00H | | | | | | | |

Device identification registers

These registers represent a unique signature to identify the device and silicon version.

- <Company code>: 00H (STMicroelectronics)
- <Device family>: 01H (BCD power management)
- <Device n. 1>: 44H (ASCII code for D)
- <Device n. 2>: 52H (ASCII code for R)
- <Device n. 3>: 35H (ASCII code for 5)
- <Device n. 4>: 52H (ASCII code for R)

SPI modes

By reading out the <SPI mode> register general information of SPI usage of the device application registers can be read.

Table 64. SPI mode registers

| Bit7 | Bit6 | Bit5 | Bit 4 | Bit 3 | Bit 2 | Bit1 | Bit0 |
|------|------|------|-------|-------|-------|------|------|
| BR | DL2 | DL1 | DL0 | 0 | 0 | S1 | S0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |

<SPI mode>: B0H (burst mode read available, 32-bit, no data consistency check)

DS14235 - Rev 5 page 85/146



SPI burst read

Table 65. Burst read bit

| Bit 7 | Description |
|-------|------------------|
| 0 | BR not available |
| 1 | BR available |

The SPI burst read bit indicates if a burst read operation is implemented. The intention of a burst read is for example used to perform a device internal memory dump to the SPI master.

The start of the burst read is like a normal read operation. The difference is that after the SPI data length the CSN is not pulled high and the SCK is continuously clocked. When the normal SCK max count is reached (SPI data length) the consecutive addressed data is latched into the shift register. This procedure is performed every time when the SCK payload length is reached.

In case the automatic incremented address is not used by the device, undefined data is shifted out. An automatic address overflow is implemented when address 3FH is reached.

The SPI burst read is limited by the CSN low timeout.

SPI data length

The SPI data length value indicates the length of the SCK count monitor which is running for all accesses to the device application registers. In case a communication frame with an SCK count is not equal to the reported one it will lead to a SPI error and the data will be rejected.

Table 66. SPI data length

| Bit 6 | Bit 5 | Bit 4 | Description |
|-------|-------|-------|-------------|
| DL2 | DL1 | DL0 | Description |
| 0 | 0 | 0 | Invalid |
| 0 | 0 | 1 | 16-bit SPI |
| 0 | 1 | 0 | 24-bit SPI |
| 0 | 1 | 1 | 32-bit SPI |
| 1 | 1 | 1 | 64-bit SPI |

Table 67. Data consistency check (parity-check)

| Bit 1 | Bit 0 | Description |
|-----------|-------|-------------|
| S1 | S0 | Description |
| 0 | 0 | Not used |
| 0 | 1 | Parity used |
| 1 | 0 | CRC used |
| 1 | 1 | Invalid |

Watchdog definition

(see also Section 2.4.7: Watchdog)

In case a watchdog is implemented the default settings can be read out via the device information registers.

Table 68. WD type/timing

| | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-----------------------------|-------|-------|-------|-------|-------------|----------|-------|-------|
| | WD1 | WD0 | | | | | | |
| <wd 1="" 2="" type=""></wd> | 0 | 0 | | | Register is | not used | | |

DS14235 - Rev 5 page 86/146



| | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | | |
|-----------------------------|-------|-------|---------|--|----------|----------|-------------|--------|--|--|--|
| <wd 1="" type=""></wd> | 0 | 1 | WT5 | WT4 | WT3 | WT2 | WT1 | WT0 | | | |
| | | 1 | 1 | 1 | 1 | 1 | 0 | 0 | | | |
| | | | | Watchdog timeout/long open window WT[5:0] * 5 ms | | | | | | | |
| <wd 2="" type=""></wd> | 1 | 0 | OW2 | OW1 | OW0 | CW2 | CW1 | CW0 | | | |
| | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | | | |
| | | | Ор | en window O | W[2:0] * | Closed w | rindow CW[2 | 2:0] * | | | |
| | | | | 5 ms | | | 5 ms | | | | |
| <wd 1="" 2="" type=""></wd> | 1 | 1 | Invalid | | | | | | | | |

<WD type 1>: 3CH (long open window: 300 ms)

The binary value of CW [2:0] times 5 ms defines the typical closed window time (t_{CW}) and OW [2:0] times 5 ms defines the typical open window time (t_{OW}). See Figure 44. Window watchdog operation, which recalls with Figure 4. Watchdog timing t_{CW} = T_{EFW} and t_{OW} = T_{EFW} - T_{EFW}




Figure 44. Window watchdog operation

The watchdog trigger bit location is defined by the ${\sf <WD}$ bit pos. X> registers.

DS14235 - Rev 5 page 87/146

<WD type 2>: 91H (open window: 10 ms, closed window: 5 ms)

<WD type 1> indicates the long open window (timeout) which is opened at the start of the watchdog. The binary value of WT [5:0] times 5 ms indicates the typical value of the timeout time.

<WD type 2> describes the default timing of the window watchdog.



| lable | 69. | WD | DIT | positi | on |
|-------|-----|----|-----|--------|----|
| | | | | | |

| | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | | | |
|-------------------------------|-------|-------|--|---|-----------------|-----------------------|----------------|-------|--|--|--|--|
| | WB1 | WB0 | | | | | | | | | | |
| <wd bit="" pos.="" x=""></wd> | 0 | 0 | | | Register is | s not used | | | | | | |
| <wd bit="" pos.="" x=""></wd> | 0 | 1 | WBA5 | WBA4 | WBA3 WBA2 | | WBA1 | WBA0 | | | | |
| <wd 1="" bit="" pos.=""></wd> | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | | | | |
| <wd 3="" bit="" pos.=""></wd> | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | | |
| | | | | Defines the register addresses of the WD trigger bits | | | | | | | | |
| <wd bit="" pos.="" x=""></wd> | 1 | 0 | WBA5 | WBA4 | WBA3 | WBA2 | WBA1 | WBA0 | | | | |
| | | | Defines the stop address of the address range (previous <wd bit="" pos.="" x=""> is a WB = '01'). The consecutive <wd bitpos.="" x=""> has to be a WB = '11'</wd></wd> | | | | | | | | | |
| <wd bit="" pos.="" x=""></wd> | 1 | 1 | 0 | WBP 4 | WBP3 | WBP2 | WBP1 | WBP0 | | | | |
| <wd 2="" bit="" pos.=""></wd> | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| <wd 4="" bit="" pos.=""></wd> | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | | | | | Defines the bin | ary bit position of | the WD trigger | | | | | |
| | | | | | bi | it within the registe | er | | | | | |

<WD bit pos 1>: 41H; watchdog trigger bit located at address 01H (CR18)

Device application registers (DAR)

The device application registers are all accessible using OpCode '00', '01' and '10'. The functions of these registers are defined in the device specification.

4.2.4 Protocol failure detection

To realize a protocol which covers certain failsafe requirements a basic set of failure detection mechanisms is implemented.

Clock monitor

During communication (CSN low to high phase) a clock monitor counts the valid SCK clock edges. If the SCK edges do not correlate with the SPI data length an SPIE is reported with the next command and the actual communication is rejected.

By accessing the device information registers (OpCode = '11') the clock monitor is set to a minimum of 16 SCK edges plus a multiple by 8 (for example 16, 25, 32, ...).

Providing no SCK edge during a CSN low to high phase is not recognized as a SPIE. For a SPI burst read also the SPI data length plus multiple numbers of payloads SCK edges are assumed as a valid communication.

SCK polarity (CPOL) check

To detect the wrong polarity access via SCK the internal clock monitor is used. Providing first a negative edge on SCK during communication (CSN low to high phase) or a positive edge at last leads to an SPI error reported in the next communication and the actual data is rejected.

SCK phase (CPHA) check

DS14235 - Rev 5 page 88/146

<WD bit pos 2>: C0H; watchdog trigger bit location is bit0

<WD bit pos 3>: 7FH; watchdog trigger bit located at address 3FH (CR1)

<WD bit pos 4>: C0H; watchdog trigger bit location is bit0



To verify, that the SCK Phase of the SPI master is set correctly a special device information register is implemented. By reading this register the data must be 55 H. In case AAH is read the CPHA setting of the SPI master is wrong and a proper communication cannot be guaranteed.

CSN timeout

By pulling CSN low the SDO is set active and leaves its tristate condition. To ensure communication between other SPI devices within the same bus even in case of CSN stuck at low a CSN timeout is implemented. By pulling CSN low an internal timer is started. After timer end is reached the actual communication is rejected and the SDO is set to tristate condition.

SDI stuck at GND

As a communication with data all -'0' and OpCode '00' on address b'000000 cannot be distinguished between a valid command and a SDI stuck at GND this communication is not allowed. Nevertheless, in case a stuck at GND is detected the communication is rejected and the SPIE is set with the next communication.

SDI stuck at HIGH

As a communication with data all -'1' and OpCode '11' on address b'111111 cannot be distinguished between a valid command and a SDI stuck at HIGH this communication is not allowed. In case a stuck at HIGH is detected the communication is rejected and the SPIE is set with the next communication.

SDO stuck at

The SDO stuck at GND and stuck at HIGH has to be detected by the SPI master. As the definition of the GSB guarantees at least one toggle, a GSB with all -'0' or all -'1' reports a stuck at error.

DS14235 - Rev 5 page 89/146

Application circuit

VREG1 1 µF 4) NRESET VREG2 CAN_SUP Driver Interface, µC (input) ◀ HB5 TXDC Bridge CAN_H Logic & Diagnostic Safe Lock RXDL/NINT 1/2 HB0 Bridge µC (input) ◀ PWM 6 / DIR2 DIR1 / EI2 PGND D ESD Protection for ECU pins 10W/2x5W (or LED)

Figure 45. Application circuit

- 1) Capacitance to be dimensioned according to load current (rule of thumb 500 μF each 10A)
- 2) Capacitance to be dimensioned e.g. according to voltage drop out requirements 3) OEM requirements and external components for LIN resp CAN to be fulfilled.
- 4) For EMC optimization purposes, capacitance could be redimensioned (2.2µF recommended)

DS14235 - Rev 5 page 90/146



6 SPI Registers

6.1 Global status byte (GSB)

Table 70. Global status byte (GSB)

| | Global status byte (GSB) | | | | | | | | | | |
|----------------------------------|--------------------------|-----------|--------------------------------|------------------|--------------|----------------|-----------|--|--|--|--|
| Bit 31 | Bit 30 | Bit 29 | Bit 28 | Bit 27 | Bit 26 | Bit 25 | Bit 24 | | | | |
| 1 (R) | 0 (R) | 0 (R) | 0 (R) | 0 (R) | 0 (R) | 0 (R) | 0 (R) | | | | |
| GSBN | RSTB | SPIE | PLE | FE | DE | GW | FS | | | | |
| Global status bit inverted | Reset | SPI error | Physical layer error (CAN,LIN) | Functional error | Device error | Global warning | Fail-safe | | | | |

Table 71. Global status byte (GSB) description

| Bit | Name | Description |
|-----|--------------------|---|
| | | Global status bit inverted |
| | | The GSBN is a logically NOR combination of GSB Bits 24 to Bit 30 ⁽¹⁾ . |
| 31 | GSBN | This bit can also be used as global status flag without starting a complete communication frame as it is present at SDO directly after pulling CSN low. |
| | | 0 = error detected (1 or several GSB bits from 24 to 30 are set) |
| | | 1 = no error detected (default after Power on) |
| | | Reset |
| | | The RSTB indicates a device reset and is set in case of the following events: |
| 30 | RSTB | SR8 (0x8) • VPOR • WDFAIL • V1UV (when UV is more than 16 μs) • FORCED_SLEEP_TSD2_V1SC |
| | | 0 = no reset signal has been generated (default) |
| | | 1 = Reset signal has been generated |
| | | RSTB is cleared by a read & clear command to all bits in status register 8 causing the reset event. |
| | | SPI error bit |
| | | The SPIE indicates errors related to a wrong SPI communication. |
| | | SR7 (0x7) |
| 29 | SPIE (2) | SPI_INV_CMDSPI_SCK_CNT |
| | | The bit is also set in case of an SPI CSN Time-out detection |
| | | 0 = no error (default) |
| | | 1 = error detected |
| | | Physical layer error |
| | | The PLE is a logical OR combination of errors related to the LIN and CAN transceivers. |
| | | SR7 (0x7): |
| 28 | PLE ⁽²⁾ | • LIN_PERM_DOM |
| | | LIN_TXD_DOM LIN PERM REC |
| | | • CAN_RXD_REC |
| | | • CAN_PERM_REC |
| | | CAN PERM DOM |

DS14235 - Rev 5 page 91/146



| Bit | Name | Description |
|-----|-------------------|--|
| | | CAN_TXD_DOM |
| | | 0 = no error (default) |
| | | 1 = error detected |
| | | PLE is cleared by a read & clear command to all related bits in status registers 7. |
| | | Functional error bit |
| | | The FE is a logical OR combination of errors coming from functional blocks. |
| | | SR7 (0x7): |
| | | V2SC DSMONx |
| | | SR6 (0x6): |
| | | • HSx_OC (x = 0, 7,, 15) |
| 27 | FE | • HBx_LS_OC / HBx_HS_OC (x = 4,, 6) |
| 21 | '- | DSMON_HEAT |
| | | SR5 (0x5) ⁽³⁾ : |
| | | HSx_OL (x = 0, 7,, 15) HBx_LS_OL / HBx_HS_OL (x = 4,, 6) |
| | | • GH_OL |
| | | 0 = no error (default) |
| | | 1 = error detected |
| | | FE is cleared by a read & clear command to all related bits in status registers 5, 6, 7 |
| | | Device error bit |
| | | DE is a logical OR combination of global errors related to the device. |
| | | SR8 (0x8): |
| | | • TSD1 |
| | DE | SR7 (0x7): |
| 26 | | VS_OVVS_UV |
| | | VSREG_OV |
| | | VSREG_UV CP_LOW |
| | | 0 = no error (default) |
| | | 1 = error detected |
| | | DE is cleared by a read and clear command to all related bits in status registers 7 and 8 |
| | | Global warning bit |
| | | GW is a logical OR combination of warning flags. Warning bits do not lead to any device state change or switch OFF of functions. |
| | | SR7 (0x7): |
| | | • V1FAIL |
| | | • V2FAIL |
| | (0) | • CAN_RXD_REC • TW (3) |
| 25 | GW ⁽²⁾ | SPI_INV_CMD |
| | | SPI_SCK_CNT |
| | | SR3 (0x3): |
| | | • CAN_SUP_LOW |
| | | 0 = no error (default) |
| | | 1 = error detected GW is cleared by a read & clear command to all related hits in status registers 7 and 3 |
| 24 | Ec | GW is cleared by a read & clear command to all related bits in status registers 7 and 3. |
| 24 | FS | Fail-safe |

DS14235 - Rev 5 page 92/146



| Bit | Name | Description |
|-----|------|---|
| | | The FS bit indicates the device was forced into a safe state due to the following failure conditions: |
| | | SR8 (0x8): |
| | | • WDFAIL |
| | | V1UV(when UV is more than 2 ms)TSD2 |
| | | FORCED_SLEEP_TSD2_V1SC |
| | | SR3 (0x03): |
| | | • SGNDLOSS |
| | | All control registers are set to default |
| | | Control registers are blocked for WRITE access except the following bits: |
| | | CR18 (0x3F): |
| | | • TRIG |
| | | • CAN_ACT |
| | | CR17 (0x3E): • Timer settings (bits 821) |
| | | CR14 (0x3B): |
| | | • HS15_x (bits 811) |
| | | • HS0_x (bits 1215) |
| | | CR5 (0x32) to CR10 (0x37) |
| | | PWM frequency and duty cycles |
| | | CR1 (0x26) |
| | | • V2_0 |
| | | • V2_1 |
| | | 0 = failsafe inactive (default) |
| | | 1 = failsafe active |
| | | FS is cleared upon exit from failsafe mode (refer to chapter Section 3.7: Fail-safe mode) |

- 1. Individual failure flags may be masked in the CR1 (0x26).
- 2. Bit may be masked in the CR1 (0x26), that is the bit is not included in the global status bit (GSB).
- 3. The open-load status flags may be masked in the CR1 (0x26), that is the open-load flag is included in the FE flag but it does not set the GSB. TW failure status flags may be masked in the CR1 (0x26), that is the TW flag is included in the GW flag, but it does not set the GSB.

DS14235 - Rev 5 page 93/146

6.2 Control registers overview



Table 72. Global control registers

| | Bit | | | | | | | | | | |
|------|------|------|-----|----|----|----|----|------|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | Mode | | | |
| GSBN | RSTB | SPIE | PLE | FE | DE | GW | FS | R | | | |


Table 73. Control registers overview

| | | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
|-----------------|------|------|------------------|------------------|--------------------|--------------------|-------------------|---------------------|--------------------|-------------------|-------|
| Addr./ DZ320 | CR# | Bits | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Mode |
| | | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | MSB | CAN_LOOP_EN | LIN_TXD_TOUT | LIN_WU_CONFI G | - | - | DISABLE_CP_DI TH | ICMP_CONFIG_ EN | WD_CONFIG_EN | |
| 0x26 | CR1 | | - | - | MASK_TW | - | MASK_OL | MASK_SPIE | MASK_PLE | MASK_GW | R/W |
| | | LSB | CP_OFF_EN | - | - | CAN_AUTO_BIA S | DIR1_EN | V2_1 | V2_0 | TRIG | |
| | | MSB | - | - | - | - | - | - | - | - | |
| 0x27 | CR2 | | - | - | - | - | - | - | - | - | R/W |
| | | LSB | - | PWM6_1 | PWM6_0 | PWM4-5_1 | PWM4-5_0 | CP_OFF | ICMP | - | |
| | | MSB | - | - | - | TSD_CLUSTER_ EN | - | - | - | - | |
| 0x2C | CR3 | | - | - | HS0_CCM | - | - | - | - | HS15_CCM | R/W |
| | | LSB | HS14_CCM | HS13_CCM | HS12_CCM | HS11_CCM | - | HS9_CCM | HS8_CCM | HS7_CCM | |
| | | MSB | - | - | - | - | - | - | - | - | |
| 0x30 | CR4 | | - | - | - | - | HS7_OCR_TON_ 1 | HS7_OCR_TON_ 0 | HS_OCR_TON_1 | HS_OCR_TON_0 | R/W |
| | | LSB | HB_OCR_TON_ 1 | HB_OCR_TON_ 0 | HS7_OCR_FRE Q_1 | HS7_OCR_FREQ _0 | HS_OCR_FREQ_ 1 | HS_OCR_FREQ_ 0 | HB_OCR_FREQ_ 1 | HB_OCR_FREQ_ 0 | |
| | | MSB | - | - | PWM9_DC_9 | PWM9_DC_8 | PWM9_DC_7 | PWM9_DC_6 | PWM9_DC_5 | PWM9_DC_4 | |
| 0x32 | CR5 | | PWM9_DC_3 | PWM9_DC_2 | PWM9_DC_1 | PWM9_DC_0 | - | - | PWM10_DC_9 | PWM10_DC_8 | R/W |
| | | LSB | PWM10_DC_7 | PWM10_DC_6 | PWM10_DC_5 | PWM10_DC_4 | PWM10_DC_3 | PWM10_DC_2 | PWM10_DC_1 | PWM10_DC_0 | |
| 0.00 | 0.00 | MSB | - | - | PWM7_DC_9 | PWM7_DC_8 | PWM7_DC_7 | PWM7_DC_6 | PWM7_DC_5 | PWM7_DC_4 | D.044 |
| 0x33 | CR6 | | PWM7_DC_3 | PWM7_DC_2 | PWM7_DC_1 | PWM7_DC_0 | - | - | PWM8_DC_9 | PWM8_DC_8 | R/W |

| | | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
|-----------------|------|------|-------------|-----------|-----------|-----------|-----------|-----------|------------|-----------|------|
| Addr./ DZ320 | CR# | Bits | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Mode |
| | | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 0x33 | CR6 | LSB | PWM8_DC_7 | PWM8_DC_6 | PWM8_DC_5 | PWM8_DC_4 | PWM8_DC_3 | PWM8_DC_2 | PWM8_DC_1 | PWM8_DC_0 | R/W |
| | | MSB | - | - | PWM5_DC_9 | PWM5_DC_8 | PWM5_DC_7 | PWM5_DC_6 | PWM5_DC_5 | PWM5_DC_4 | |
| 0x34 | CR7 | | PWM5_DC_3 | PWM5_DC_2 | PWM5_DC_1 | PWM5_DC_0 | - | - | PWM6_DC_9 | PWM6_DC_8 | R/W |
| | | LSB | PWM6_DC_7 | PWM6_DC_6 | PWM6_DC_5 | PWM6_DC_4 | PWM6_DC_3 | PWM6_DC_2 | PWM6_DC_1 | PWM6_DC_0 | |
| | | MSB | - | - | PWM3_DC_9 | PWM3_DC_8 | PWM3_DC_7 | PWM3_DC_6 | PWM3_DC_5 | PWM3_DC_4 | |
| 0x35 | CR8 | | PWM3_DC_3 | PWM3_DC_2 | PWM3_DC_1 | PWM3_DC_0 | - | - | PWM4_DC_9 | PWM4_DC_8 | R/W |
| | | LSB | PWM4_DC_7 | PWM4_DC_6 | PWM4_DC_5 | PWM4_DC_4 | PWM4_DC_3 | PWM4_DC_2 | PWM4_DC_1 | PWM4_DC_0 | |
| | | MSB | - | - | PWM1_DC_9 | PWM1_DC_8 | PWM1_DC_7 | PWM1_DC_6 | PWM1_DC_5 | PWM1_DC_4 | |
| 0x36 | CR9 | | PWM1_DC_3 | PWM1_DC_2 | PWM1_DC_1 | PWM1_DC_0 | - | - | PWM2_DC_9 | PWM2_DC_8 | R/W |
| | | LSB | PWM2_DC_7 | PWM2_DC_6 | PWM2_DC_5 | PWM2_DC_4 | PWM2_DC_3 | PWM2_DC_2 | PWM2_DC_1 | PWM2_DC_0 | |
| | | MSB | - | - | - | - | - | - | - | - | |
| 0x37 | CR10 | | - | - | - | - | - | - | PWM10_FREQ | PWM9_FREQ | R/W |
| | | LSB | PWM8_FREQ | PWM7_FREQ | PWM6_FREQ | PWM5_FREQ | PWM4_FREQ | PWM3_FREQ | PWM2_FREQ | PWM1_FREQ | |
| | | MSB | - | - | - | - | - | - | - | - | |
| 0x38 | CR11 | | - | - | - | - | - | - | - | - | R/W |
| | | LSB | - | - | - | - | - | - | - | - | |
| | | MSB | - | DIAG_1 | DIAG_0 | - | - | - | - | - | |
| 0x39 | CR12 | | - | SD | SDS | DM | COPT_3 | COPT_2 | COPT_1 | COPT_0 | R/W |
| | | LSB | H_OLTH_HIGH | OL_H1L2 | OL_H2L1 | SLEW_4 | SLEW_3 | SLEW_2 | SLEW_1 | SLEW_0 | |
| | | MSB | HS7_RDSON | - | - | - | - | - | - | HS9_OCR | |
| 0x3A | CR13 | | HS8_OCR | HS7_OCR | HB6_OCR | HB5_OCR | HB4_OCR | - | - | - | R/W |
| | | LSB | - | - | СМ | CM_SEL_4 | CM_SEL_3 | CM_SEL_2 | CM_SEL_1 | CM_SEL_0 | |
| | | MSB | - | - | - | - | - | - | - | - | |
| 0x3B | CR14 | | HS0_3 | HS0_2 | HS0_1 | HS0_0 | HS15_3 | HS15_2 | HS15_1 | HS15_0 | R/W |
| | | LSB | HS14_3 | HS14_2 | HS14_1 | HS14_0 | HS13_3 | HS13_2 | HS13_1 | HS13_0 | |
| | | MSB | HS12_3 | HS12_2 | HS12_1 | HS12_0 | HS11_3 | HS11_2 | HS11_1 | HS11_0 | |
| 0x3C | CR15 | | - | - | - | - | HS9_3 | HS9_2 | HS9_1 | HS9_0 | R/W |
| | | LSB | HS8_3 | HS8_2 | HS8_1 | HS8_0 | HS7_3 | HS7_2 | HS7_1 | HS7_0 | |

page 96/146

| | | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
|-----------------|------|------|--------------------|------------------|---------------------|---------------------|--------------|-------------------------|---------------|------------|------|
| Addr./ DZ320 | CR# | Bits | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Mode |
| | | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | MSB | VSREG_LOCK_ ENA | VS_LOCK_ENA | VSREG_OV_SD _ENA | VSREG_UV_SD_ ENA | VS_OV_SD_ENA | VS_UV_SD_ENA | HB6OCTH_1 | HB6OCTH_0 | |
| 0x3D | CR16 | | HB5OCTH_1 | HB5OCTH_0 | - | - | HB6_HS | HB6_LS | HB5_HS | HB5_LS | R/W |
| | | LSB | HB4_HS | HB4_LS | - | - | - | - | - | - | |
| | | MSB | - | - | T2_ON_2 | T2_ON_1 | T2_ON_0 | T2_PER_2 | T2_PER_1 | T2_PER_0 | |
| 0x3E | CR17 | | - | - | T1_ON_2 | T1_ON_1 | T1_ON_0 | T1_PER_2 | T1_PER_1 | T1_PER_0 | R/W |
| | | LSB | V1_RESET_1 | V1_RESET_0 | - | WD_TIME | - | - | STBY_SEL | GO_STBY | |
| | | MSB | El2_PU | - | - | EI1_PU | EI2_EN | - | - | EI1_EN | |
| 0x3F | CR18 | | EI2_FILT_1 | EI2_FILT_0 | - | - | - | - | EI1_FILT_1 | EI1_FILT_0 | R/W |
| | | LSB | HEN | CAN_REC_ONL Y | CAN_ACT | LIN_WU_EN | CAN_WU_EN | TIMER_NINT_W AKE_SEL | TIMER_NINT_EN | TRIG | |





6.3 Status register overview



Table 74. Global status registers

| | | | В | Bit | | | | Mode |
|------|------|------|-----|-----|----|----|----|------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | Wode |
| GSBN | RSTB | SPIE | PLE | FE | DE | GW | FS | R |

Table 75. Status registers overview

| | | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
|-----------------|-----|------|----------------------|----------------------|--------------|-------------|------------------|------------------|-------------|-----------|------|
| Addr./ DZ320 | CR# | Bits | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Mode |
| J_0_0 | | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 1 |
| | | MSB | TW_CL8 | TW_CL7 | TW_CL6 | TW_CL5 | TW_CL4 | TW_CL3 | TW_CL2 | TW_CL1 | |
| 0x01 | SR1 | | - | - | HB6_LS_SC | HB5_LS_SC | HB4_LS_SC | - | - | - | R |
| | | LSB | - | - | - | - | - | - | - | - | |
| | | MSB | TSD1_CL8 | TSD1_CL7 | TSD1_CL6 | TSD1_CL5 | TSD1_CL4 | TSD1_CL3 | TSD1_CL2 | TSD1_CL1 | |
| 0x02 | SR2 | | - | - | HB6_HS_SC | HB5_HS_SC | HB4_HS_SC | - | - | - | R |
| | | LSB | - | - | | - | - | - | | - | |
| | | MSB | - | - | | - | - | - | - | - | |
| 0x03 | SR3 | | - | - | | - | | - | | - | R |
| | | LSB | - | - | SGNDLOSS | IP_SUP_LOW | CAN_SUP_LOW | - | | - | |
| | | MSB | WD_TIMER_ST ATE_1 | WD_TIMER_ST ATE_0 | EI2_STATE | - | - | EI1_STATE | - | - | |
| 0x04 | SR4 | | - | - | - | - | - | - | - | - | R |
| | | LSB | - | - | - | - | - | - | - | - | |
| | | MSB | - | - | HS0_OL | HS15_OL | HS14_OL | HS13_OL | HS12_OL | HS11_OL | |
| 0x05 | SR5 | | - | HS9_OL | HS8_OL | HS7_OL | HB6_LS_OL | HB6_HS_OL | HB5_LS_OL | HB5_HS_OL | R |
| | | LSB | HB4_LS_OL | HB4_HS_OL | - | - | - | - | - | - | |
| | | MSB | - | DSMON_HEAT | HS0_OC | HS15_OC | HS14_OC | HS13_OC | HS12_OC | HS11_OC | |
| 0x06 | SR6 | | - | HS9_OC | HS8_OC | HS7_OC | HB6_LS_OC | HB6_HS_OC | HB5_LS_OC | HB5_HS_OC | R |
| | | LSB | HB4_LS_OC | HB4_HS_OC | - | - | - | - | - | - | |
| 0x07 | SR7 | MSB | LIN_PERM_DO M | LIN_TXD_DOM | LIN_PERM_REC | CAN_RXD_REC | CAN_PERM_RE C | CAN_PERM_DO M | CAN_TXD_DOM | CANTO | R |

| N |
|---|
| |

| | | | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
|-----------------|------|------|--------------------|--------------|--------------|--------------|----------------------------|---------------------|--------------|--------------|------|
| Addr./ DZ320 | CR# | Bits | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Mode |
| | | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 0x07 | SR7 | | DSMON_HS2 | DSMON_HS1 | DSMON_LS2 | DSMON_LS1 | SPI_INV_CMD | SPI_SCK_CNT | CP_LOW | TW | R |
| OXO1 | Orti | LSB | V2SC | V2FAIL | V1FAIL | - | VSREG_OV | VSREG_UV | VS_OV | VS_UV | |
| | | MSB | EI2_WAKE | - | - | EI1_WAKE | WAKE_CAN | WAKE_LIN | WAKE_TIMER | DEBUG_ACTIVE | |
| 0x08 | SR8 | | V1UV | V1_RESTART_2 | V1_RESTART_1 | V1_RESTART_0 | WDFAIL_CNT_3 | WDFAIL_CNT_2 | WDFAIL_CNT_1 | WDFAIL_CNT_0 | R |
| | | LSB | DEVICE_STATE _1 | DEVICE_STATE | TSD2 | TSD1 | FORCED_SLEEP _TSD2_V1SC | FORCED_SLEEP _WD | WDFAIL | VPOR | |



6.4 Control registers

6.4.1 Control register 1 (CR1, 0x26)

Table 76. Control register 1

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-------------|--------------|-------------------|----------|----------|---------------------|--------------------|------------------|----------|----------|---------|----------|---------|-----------|----------|---------|-----------|----------|----------|-------------------|---------|------|------|------|
| Bit name | CAN_LOOP_EN | LIN_TXD_TOUT | LIN_WU_CONFI G | RESERVED | RESERVED | DISABLE_CP_DI TH | ICMP_CONFIG_ EN | WD_CONFIG_E N | RESERVED | RESERVED | MASK_TW | RESERVED | MASK_OL | MASK_SPIE | MASK_PLE | MASK_GW | CP_OFF_EN | RESERVED | RESERVED | CAN_AUTO_BIA S | DIR1_EN | V2_1 | V2_0 | TRIG |
| Reset value | 0 | 1 | | | | | | | (|) | | | | | | | 1 | | 0 | | 1 | | 0 | |
| Access | | RW | | R | | | | | | | RW | | | | | | | F | 2 | | | RW | | |

Table 77. CR1 signals description

| Bit | Name | Description |
|-------|-----------------|---|
| | | CAN looping of TXDC to RXDC |
| 23 | CAN_LOOP_EN | 0: CAN looping disabled (default) 1: CAN looping enabled |
| | | LIN TXD timeout detection |
| 22 | LIN_TXD_TOUT | 0: LIN TXD timeout detection disabled |
| | | 1: LIN TXD timeout detection enabled (default) |
| | | Configuration of LIN wake-up behavior |
| 21 | LIN_WU_CONFIG | 0: wake-up at recessive-dominant-recessive with $t_{dom} > 28 \mu s$ (default) (according to LIN 2.2a and hardware requirements for transceivers version 1.3) |
| | | 1: wake-up at recessive-dominant transition |
| 20-19 | RESERVED | - |
| | | Charge pump dithering |
| 18 | DISABLE_CP_DITH | 0: charge pump dithering enabled (default) 1: charge pump dithering disabled |
| | | ICMP configuration enable |
| 17 | ICMP_CONFIG_EN | 0: writing ICMP = 1 is blocked (writing ICMP = 0 is possible); (default) |
| 17 | ICMP_CONFIG_EN | 1: writing ICMP = 1 is possible with next SPI command |
| | | bit is automatically reset to 0 after next SPI command |
| | | Watchdog configuration enable |
| 16 | WD_CONFIG_EN | 0: writing to WD configuration (CR17 [0:1]) is blocked (default) |
| | | 1: writing to WD configuration bits is possible with next SPI command bit is automatically reset to 0 after next SPI command |
| 15-14 | RESERVED | - |
| | | 0: thermal warning is not masked (default) |
| 13 | MASK_TW | 1: thermal warning is masked that is reported as a global warning (GSB bit 25) but not as a global error (GSB bit 31) |
| 12 | RESERVED | - |
| | | 0: open-load condition at all outputs are not masked (default) |
| 11 | MASK_OL | 1: open-load condition at all outputs are masked, that is reported as a functional error (GSB bit 27), but not as a global error (GSB bit 31) |

DS14235 - Rev 5 page 99/146



| Bit | Name | Description |
|-----|---------------|---|
| 40 | MACK ODE | 0: SPI errors are not masked (default) |
| 10 | MASK_SPIE | 1: SPI errors are masked that are reported as am SPI error (GSB bit 29) but not as a global error (GSB bit 31) |
| | | 0: physical layer errors are not masked (default) |
| 9 | MASK_PLE | 1: physical layer errors are masked that are reported as a physical layer error (GSB bit 28) but not as a global error (GSB bit 31) |
| | | 0: global warning conditions are not masked (default) |
| 8 | MASK_GW | 1: global warning conditions are masked that are reported as a global warning (GSB bit 25) but not as a global error (GSB bit 31) |
| | | Charge pump OFF enable |
| 7 | CP_OFF_EN | 0: writing CP_OFF = 1 is blocked (writing CP_OFF = 0 is possible) |
| | | 1: writing CP_OFF = 1 is possible (default) |
| 6-5 | RESERVED | - |
| | | CAN automatic biasing activation |
| 4 | CAN_AUTO_BIAS | 0: auto biasing disabled (default) |
| | | 1: auto biasing enabled |
| | | Enable DIR1 input or EI2 |
| 3 | DIR1_EN | 0: El2 configured as wake-up input |
| | | 1: DIR1 function enabled (default) |
| 2 | V2_1 | Voltage regulator V2 configuration |
| | | 00: V2 OFF in all modes (default) |
| 1 | V2_0 | 01: V2 ON in active mode; V2 OFF in standby modes |
| | _ | 10: V2 ON in active and V1_Standby mode; V2 OFF in VBAT_Standby mode 11: V2 ON in active and V1_Standby mode; V2 OFF in VBAT_Standby mode |
| 0 | TRIG | Watchdog trigger bit |

DS14235 - Rev 5 page 100/146



6.4.2 Control register 2 (CR2, 0x27)

Table 78. Control register 2

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|------|----------|----------|--------|------|----------|
| Bit name | RESERVED | PWM6 | PWM4-5_1 | PWM4-5_0 | CP_OFF | ICMP | RESERVED |
| Reset value | | | | | | | | | | | | (|) | | | | | | | | | | | |
| Access | | | | | | | | | R | | | | | | | | | | | R | W | | | R |

Table 79. CR2 signals description

| Bit | Name | Description |
|------|----------|--|
| 23:6 | RESERVED | - |
| | | PWM control for HB6 |
| 5 | PWM6 | PWM6: PWM control for HB6 |
| 3 | 1 VVIVIO | 0: PWM6 disabled, DIR2 function enabled (default) |
| | | 1: PWM6 applied to HB6 LS, DIR2 function disabled |
| 4 | PWM4-5_1 | PWM control for HB4 and HB5 |
| | | PWM4-5 control |
| | | 00: OFF, PWM4-5 not applied (default) |
| 3 | PWM4-5_0 | 01: PWM4-5 applied to HB4 LS |
| | | 10: PWM4-5 applied to HB5 LS |
| | | 11: PWM4-5 applied to both HB4 and HB5 low-sides at the same time |
| | | Switch OFF the charge pump |
| 2 | CP_OFF | 0: charge pump ON (default) |
| | CI _OI I | 1: charge pump OFF |
| | | Note: Setting CP_OFF = 1 is possible only if CP_OFF_EN is set to "1" in CR1. |
| | | V1 load current supervision |
| 1 | ICMP | 0: enabled; watchdog is disabled in V1_Standby when IV1< ICMP (default) |
| ' | ICIVIE | 1: disabled; watchdog is disabled upon transition into V1_Standby mode |
| | | Note: Setting ICMP = 1 is only possible when ICMP_CONFIG_EN = 1 in CR1. |
| 0 | RESERVED | - |

DS14235 - Rev 5 page 101/146



6.4.3 Control register 3 (CR3, 0x2C)

Table 80. Control register 3

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|----------|--------------------|----------|----------|----------|----------|----------|----------|---------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|---------|---------|---------|
| Bit name | RESERVED | RESERVED | RESERVED | TSD_CLUSTER_ EN | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | HS0_CCM | RESERVED | RESERVED | RESERVED | RESERVED | HS15_CCM | HS14_CCM | HS13_CCM | HS12_CCM | HS11_CCM | RESERVED | HS9_CCM | HS8_CCM | HS7_CCM |
| Reset value | | | | | | | | | | | | (|) | | | | | | | | | | | |
| Access | | R | | RW | | | F | ? | | | RW | | F | 2 | | | | | | RW | | | | |

Table 81. CR3 signals description

| Bit | Name | Description |
|-------|----------------|--|
| 23:21 | RESERVED | - |
| | | Enables thermal warning and shutdown of outputs by cluster |
| 20 | TSD_CLUSTER_EN | 0: TSD and TW by cluster OFF (default) 1: TSD and TW by cluster ON |
| 19:14 | RESERVED | - |
| | | Constant current mode on HS0 enable (1) |
| 13 | HS0_CCM | 0: disabled (default) 1: enabled |
| 12:9 | RESERVED | - |
| | | Constant current mode on HS15 enable ⁽¹⁾ |
| 8 | HS15_CCM | 0: disabled (default) 1: enabled |
| | | Constant current mode on HS14 enable ⁽¹⁾ |
| 7 | HS14_CCM | 0: disabled (default) 1: enabled |
| | | Constant current mode on HS13 enable (1) |
| 6 | HS13_CCM | 0: disabled (default) |
| | | 1: enabled |
| | | Constant current mode on HS12 enable ⁽¹⁾ |
| 5 | HS12_CCM | 0: disabled (default) |
| | | 1: enabled |
| | | Constant current mode on HS11 enable ⁽¹⁾ |
| 4 | HS11_CCM | 0: disabled (default) |
| | | 1: enabled |
| 3 | RESERVED | - |
| | | Constant current mode on HS9 enable (1) |
| 2 | HS9_CCM | 0: disabled (default) |
| | | 1: enabled |
| 1 | HS8_CCM | Constant current mode on HS8 enable ⁽¹⁾ |
| ' | 1100_00W | 0: disabled (default) |

DS14235 - Rev 5 page 102/146



| Bit | Name | Description |
|-----|---------|--|
| | | 1: enabled |
| | | Constant current mode on HS7 enable ⁽¹⁾ |
| 0 | HS7_CCM | 0: disabled (default) |
| | | 1: enabled |

^{1.} Refer to Section 3.14: Power outputs HB4,..., HB6, HS7,..., HS15, HS0 for the correct sequence of constant current mode activation.

6.4.4 Control register 4 (CR4, 0x30)

Table 82. Control register 4

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----|-------------------|--------------|--------------|--------------|--------------|--------|--------------------|-------------|------------------|--------------|---------------|
| Bit name | RESERVED | _ | HS7_OCR_TON_ 0 | HS_OCR_TON_1 | HS_OCR_TON_0 | HB_OCR_TON_1 | HB_OCR_TON_0 | 7_OCR_ | HS7_OCR_FRE Q_0 | HS_OCR_FREQ | HS_OCR_FREQ 0 | HB_OCR_FREQ1 | HB_OCR_FREQ_0 |
| Reset value | | | | | | | 0 | | | | | | | 1 | 0 | 1 | 0 | 1 | | | | 0 | | |
| Access | | | | | | F | ₹ | | | | | | | | | | | R | W | | | | | |

Table 83. CR4 signals description

| Bit | Name | Description |
|-------|----------------|---|
| 23:12 | RESERVED | - |
| 11 | HS7_OCR_TON_1 | Overcurrent recovery programmable ON time for HS7 |
| | | ON time also includes the blanking time t _{BLK} |
| | | 00: ON time = $88 \mu s$ |
| 10 | HS7_OCR_TON_0 | 01: ON time = 80 μs (default) |
| | | 10: ON time = 72 μ s |
| | | 11: ON time = 64 μs |
| 9 | HS_OCR_TON_1 | Overcurrent recovery programmable ON time for HS8, HS9 ON time also includes the blanking time t _{BLK} |
| | | 00: ON time = 88 μs |
| 8 | LIC OCD TON O | 01: ON time = 80 μs (default) |
| 8 | HS_OCR_TON_0 | 10: ON time = 72 μs |
| | | 11: ON time = 64 μs |
| 7 | HB_OCR_TON_1 | Overcurrent recovery programmable ON time for HB4, HB5, HB6 ON time also includes the blanking time |
| | | [†] BLK |
| | | 00: ON time = $88 \mu s$ |
| 6 | HB_OCR_TON_0 | 01: ON time = 80 μs (default) |
| | | 10: ON time = $72 \mu s$ |
| | | 11: ON time = 64 μs |
| 5 | HS7_OCR_FREQ_1 | Overcurrent recovery programmable frequency for HS7 |
| | | 00: frequency = 1.7 kHz (default) |
| 4 | HS7_OCR_FREQ_0 | 01: frequency = 2.2 kHz |
| | HS7_OCK_FREQ_0 | 10: frequency = 3.0 kHz |
| | | 11: frequency = 4.4 kHz |

DS14235 - Rev 5 page 103/146



| Bit | Name | Description |
|-----|----------------|---|
| 3 | HS_OCR_FREQ_1 | Overcurrent recovery programmable frequency for HS8, HS9 |
| | | 00: frequency = 1.7 kHz (default) |
| 2 | HC OCD EDEO A | 01: frequency = 2.2 kHz |
| 2 | HS_OCR_FREQ_0 | 10: frequency = 3.0 kHz |
| | | 11: frequency = 4.4 kHz |
| 1 | HB_OCR_FREQ_1 | Overcurrent recovery programmable frequency for HB4, HB5, HB6 |
| | | 00: frequency = 1.7 kHz (default) |
| 0 | LID OOD EDEO A | 01: frequency = 2.2 kHz |
| 0 | HB_OCR_FREQ_0 | 10: frequency = 3.0 kHz |
| | | 11: frequency = 4.4 kHz |

DS14235 - Rev 5 page 104/146



6.4.5 Control register 5-9 (from CR5 to CR9, [0x32, 0x36])

Table 84. Control register 5-9

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Bit name | RESERVED | RESERVED | PWMx_DC_9 | PWMx_DC_8 | PWMx_DC_7 | PWMx_DC_6 | PWMx_DC_5 | PWMx_DC_4 | PWMx_DC_3 | PWMx_DC_2 | PWMx_DC_1 | PWMx_DC_0 | RESERVED | RESERVED | PWMy_DC_9 | PWMy_DC_8 | PWMy_DC_7 | PWMy_DC_6 | PWMy_DC_5 | PWMy_DC_4 | PWMy_DC_3 | PWMy_DC_2 | PWMy_DC_1 | PWMy_DC_0 |
| Reset value | | | | | | | | | | | | (|) | | | | | | | | | | | |
| Access | F | ₹ | | | | | R | W | | | | | F | 3 | | | | | R | W | | | | |

Table 85. From CR5 to CR9 signals description

| Bit | Name | Description | | | | |
|-------|-----------|---|--|--|--|--|
| 23:22 | RESERVED | - | | | | |
| 21 | PWMx_DC_9 | | | | | |
| 20 | PWMx_DC_8 | | | | | |
| 19 | PWMx_DC_7 | Binary coded on duty cycle of PWM channel PWMx (x = 9, 7, 5, 3, 1) | | | | |
| 18 | PWMx_DC_6 | (see Table 86. Duty cycle coding for channel PWMx(y)) | | | | |
| 17 | PWMx_DC_5 | | | | | |
| 16 | PWMx_DC_4 | | | | | |
| 15 | PWMx_DC_3 | | | | | |
| 14 | PWMx_DC_2 | Binary coded on duty cycle of PWM channel PWMx (x = 9, 7, 5, 3, 1) | | | | |
| 13 | PWMx_DC_1 | (see Table 86. Duty cycle coding for channel PWMx(y)) | | | | |
| 12 | PWMx_DC_0 | | | | | |
| 11:10 | RESERVED | - | | | | |
| 9 | PWMy_DC_9 | Binary coded on duty cycle of PWM channel PWMy (y = x + 1) | | | | |
| 8 | PWMy_DC_8 | (see Table 86. Duty cycle coding for channel PWMx(y)) | | | | |
| 7 | PWMy_DC_7 | | | | | |
| 6 | PWMy_DC_6 | | | | | |
| 5 | PWMy_DC_5 | | | | | |
| 4 | PWMy_DC_4 | Binary coded on duty cycle of PWM channel PWMy (y = x + 1) (see Table 86. Duty cycle coding for channel | | | | |
| 3 | PWMy_DC_3 | PWMx(y)) | | | | |
| 2 | PWMy_DC_2 | | | | | |
| 1 | PWMy_DC_1 | | | | | |
| 0 | PWMy_DC_0 | | | | | |

DS14235 - Rev 5 page 105/146



Table 86. Duty cycle coding for channel PWMx(y)

| PWMx(y)_DC_10 | PWMx(y)_DC_9 | PWMx(y)_DC_8 | PWMx(y)_DC_7 | PWMx(y)_DC_6 | PWMx(y)_DC_5 | PWMx(y)_DC_4 | PWMx(y)_DC_3 | PWMx(y)_DC_2 | PWMx(y)_DC_9 | Duty cycle % |
|---------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OFF |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1*100/1024 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2*100/1024 |
| | | | | | | | | | | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1021*100/1024 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1022*100/1024 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1023*100/1024 |

Note: To have a duty cycle equal to 100%, the output configuration shall be set in ON mode.

6.4.6 Control register 10 (0x37)

Table 87. Control register 10

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Bit name | RESERVED | PWM10_FREQ | PWM9_FREQ | PWM8_FREQ | PWM7_FREQ | PWM6_FREQ | PWM5_FREQ | PWM4_FREQ | PWM3_FREQ | PWM2_FREQ | PWM1_FREQ |
| Reset value | | | | | | | | | | | | (|) | | | | | | | | | | | |
| Access | | | | | | | F | 2 | | | | | | | | | | | R | W | | | | |

Table 88. CR10 signals description

| Bit | Name | Description |
|-------|------------|--|
| 23:10 | RESERVED | - |
| 9 | PWM10_FREQ | Select PWM10 frequency 0: f _{PWM1} = 100 Hz (default) 1: f _{PWM2} = 200 Hz |
| 8 | PWM9_FREQ | Select PWM9 frequency 0: f _{PWM1} = 100 Hz (default) 1: f _{PWM2} = 200 Hz |
| 7 | PWM8_FREQ | Select PWM8 frequency 0: f _{PWM1} = 100 Hz (default) 1: f _{PWM2} = 200 Hz |
| 6 | PWM7_FREQ | Select PWM7 frequency 0: f _{PWM1} = 100 Hz (default) 1: f _{PWM2} = 200 Hz |

DS14235 - Rev 5 page 106/146



| Bit | Name | Description |
|-----|-----------|---|
| | | Select PWM6 frequency |
| 5 | PWM6_FREQ | 0: f _{PWM1} = 100 Hz (default) |
| | | 1: f _{PWM2} = 200 Hz |
| | | Select PWM5 frequency |
| 4 | PWM5_FREQ | 0: f _{PWM1} = 100 Hz (default) |
| | | 1: f _{PWM2} = 200 Hz |
| | | Select PWM4 frequency |
| 3 | PWM4_FREQ | 0: f _{PWM1} = 100 Hz (default) |
| | | 1: f _{PWM2} = 200 Hz |
| | | Select PWM3 frequency |
| 2 | PWM3_FREQ | 0: f _{PWM1} = 100 Hz (default) |
| | | 1: f _{PWM2} = 200 Hz |
| | | Select PWM2 frequency |
| 1 | PWM2_FREQ | 0: f _{PWM1} = 100 Hz (default) |
| | | 1: f _{PWM2} = 200 Hz |
| | | Select PWM1 frequency |
| 0 | PWM1_FREQ | 0: f _{PWM1} = 100 Hz (default) |
| | | 1: f _{PWM2} = 200 Hz |

6.4.7 Control register 11 (0x38)

Table 89. Control register 11

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Bit name | RESERVED |
| Reset value | | | | | | | | | | | | (|) | | | | | | | | | | | |
| Access | | | | | F | ₹ | | | | | R | W | | R | | RW | F | 3 | | | R | W | | |

Table 90. CR11 signals description

| Bit | Name | Description |
|------|----------|-------------|
| 23:0 | RESERVED | - |

DS14235 - Rev 5 page 107/146



6.4.8 Control register 12 (0x39)

Table 91. Control register 12

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|--------|--------|----------|----------|----------|----------|----------|----------|----|-----|----|--------|--------|--------|--------|-------------|---------|---------|--------|--------|--------|--------|--------|
| Bit name | RESERVED | DIAG_1 | DIAG_0 | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | SD | SDS | DM | COPT_3 | COPT_2 | COPT_1 | COPT_0 | н_огтн_нісн | OL_H1L2 | OL_H2L1 | SLEW_4 | SLEW_3 | SLEW_2 | SLEW_1 | SLEW_0 |
| Reset value | 0 | 1 | | | 0 | | 0 | | 1 | 0 | | | 1 | | | 0 | | | | | | | | |
| Access | R | RW | | | | | | | | | | | | | | | | | | | | | | |

Table 92. CR12 signals description

| Bit | Name | Description | | | | |
|-------|----------|---|--|--|--|--|
| 23 | RESERVED | - | | | | |
| 22 | DIAG_1 | Drain-source monitoring threshold for external H-bridge | | | | |
| | | Monitoring threshold voltage | | | | |
| | | 00 V _{SCd1} | | | | |
| 21 | DIAG_1 | 01 V _{SCd2} | | | | |
| | | 10 V _{SCd3} | | | | |
| | | 11 V _{SCd4} (default) | | | | |
| 20:15 | RESERVED | - | | | | |
| | | Slow decay | | | | |
| 14 | SD | 0: slow decay mode low-side ON (default, LS1 or LS2 depending only on DIRH pin) | | | | |
| | | 1: slow decay mode high-side ON (HS1 or HS2 depending only on DIRH pin) | | | | |
| | | Slow decay single | | | | |
| 13 | SDS | 0: slow decay mode both legs ON (default) 1: slow decay mode single leg ON | | | | |
| | | Dual motor H-bridge configuration | | | | |
| 12 | DM | 0: single motor mode (default) 1: dual motor mode | | | | |
| 11 | COPT_3 | Cross current protection time ⁽¹⁾ | | | | |
| 10 | COPT_2 | 0010 tccp ₀₀₁₀ | | | | |
| 9 | COPT_1 | 0011 tccp ₀₀₁₁ | | | | |
| | | 0100 tccp ₀₁₀₀ | | | | |
| | | 0101 tccp ₀₁₀₁ | | | | |
| | | 0110 tccp ₀₁₁₀ | | | | |
| | | 0111 tccp ₀₁₁₁ | | | | |
| 8 | COPT_0 | 1000 tccp ₁₀₀₀ | | | | |
| | | 1001 tccp ₁₀₀₁ | | | | |
| | | 1010 tccp ₁₀₁₀ | | | | |
| | | 1011 tccp ₁₀₁₁ | | | | |
| | | 1100 tccp ₁₁₀₀ | | | | |

DS14235 - Rev 5 page 108/146



| Bit | Name | Description |
|-----|------------------------|--|
| | | 1101 tccp ₁₁₀₁ |
| | | 1110 tccp ₁₁₁₀ |
| | | 1111 tccp ₁₁₁₁ (default) |
| | | H-bridge OL high threshold (5/6 * V _S) select |
| 7 | H_OLTH_HIGH | 0: V _{SCd} threshold low (default, 1/6 * V _S) |
| | | 1: V _{SCd} threshold high (5/6 * V _S) |
| | | Test open-load condition between H1 and L2 |
| 6 | OL_H1L2 ⁽²⁾ | 0: no pull-up on H1 (default, no test on H1 L2) |
| | | 1: pull-up resistor on H1 (test on H1 L2) |
| | | Test open-load condition between H2 and L1 |
| 5 | OL_H2L1 ⁽²⁾ | 0: no pull-up on H2 (default, no test on H1 L2) |
| | | 1: pull-up resistor on H2 (test on H2 L1) |
| 4 | SLEW_4 | Binary coded slew rate of the H-bridge |
| 3 | SLEW_3 | Slew rate value |
| 2 | SLEW_2 | 00000: control disabled (default) |
| 1 | SLEW_1 | 00001: 1/31 |
| | | 00010: 2/31 |
| 0 | SLEW_0 | |
| | _ | 11110: 30/31 11111: 1 |

- 1. t_{ccp} values "0000" and "0001" are not allowed.
- 2. Before going to Standby mode, OL_H1L2 and OL_H2L1 must be set to 0 to achieve the specified current consumption.

6.4.9 Control register 13 (0x3A)

Table 93. Control register 13

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-----------|----------|----------|----------|----------|----------|----------|---------|---------|---------|---------|---------|---------|----------|----------|----------|----------|----------|----|----------|----------|----------|----------|----------|
| Bit name | HS7_RDSON | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | HS9_OCR | HS8_OCR | HS7_OCR | HB6_OCR | HB5_OCR | HB4_OCR | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | CM | CM_SEL_4 | CM_SEL_3 | CM_SEL_2 | CM_SEL_1 | CM_SEL_0 |
| Reset value | | | | | | | | | (|) | | | | | | | | | 1 | | | 0 | | |
| Access | RW | | | R | | | | | | | R | W | | | | | F | 2 | | | R' | W | | |

Table 94. CR13 signals description

| Bit | Name | Description |
|-------|----------|--|
| 23 | | Select R _{dson} for HS7 0 r_{ON1} (0.3 Ω) (default) 1 r_{ON2} (1.6 Ω) |
| 22:17 | RESERVED | - |
| 16 | HS9_OCR | Overcurrent recovery for HS9 0 overcurrent recovery is turned OFF (default) |

DS14235 - Rev 5 page 109/146



| Bit | Name | Description |
|------|----------|--|
| DIL | Name | 1 overcurrent recovery is turned ON |
| | | · |
| 15 | LICO OCD | Overcurrent recovery for HS8 |
| 15 | HS8_OCR | 0 overcurrent recovery is turned OFF (default) |
| | | 1 overcurrent recovery is turned ON |
| 4.4 | U07 00D | Overcurrent recovery for HS7 |
| 14 | HS7_OCR | 0 overcurrent recovery is turned OFF (default) |
| | | 1 overcurrent recovery is turned ON |
| 40 | LIDO COD | Overcurrent recovery for HB6 |
| 13 | HB6_OCR | 0 overcurrent recovery is turned OFF (default) |
| | | 1 overcurrent recovery is turned ON |
| 40 | UD5 00D | Overcurrent recovery for HB5 |
| 12 | HB5_OCR | 0 overcurrent recovery is turned OFF (default) |
| | | 1 overcurrent recovery is turned ON |
| | | Overcurrent recovery for HB4 |
| 11 | HB4_OCR | 0 overcurrent recovery is turned OFF (default) |
| | | 1 overcurrent recovery is turned ON |
| 10:6 | RESERVED | - |
| | | Current monitor |
| 5 | CM | 0 OFF (tristate) |
| | | 1 ON (default) |
| 4 | CM_SEL_4 | A current image of the selected binary coded output is multiplexed to the CM output. If a corresponding output does not exist, the current monitor is deactivated. |
| 3 | CM_SEL_3 | Selected output |
| 2 | CM_SEL_2 | 00000 tristate (default) |
| 1 | CM_SEL_1 | 00001 tristate |
| | | 00010 tristate |
| | | 00011 tristate |
| | | 00100 HB4 |
| | | 00101 HB5 |
| | | 00110 HB6 |
| | | 00111 HS7 |
| | | 01000 HS8 |
| | | 01001 HS9 |
| 0 | CM_SEL_0 | 01010 tristate |
| | | 01011 HS11 |
| | | 01100 HS12 |
| | | 01101 HS13 |
| | | 01110 HS14 |
| | | 01111 HS15 |
| | | 10000 HS0 |
| | | tristate |
| | | 11111 tristate |
| | | IIIII liistale |

DS14235 - Rev 5 page 110/146



6.4.10 Control register 14 (0x3B)

Table 95. Control register 14

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|----------|----------|----------|----------|----------|----------|-------|-------|-------|-------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| Bit name | RESERVED | HS0_3 | HS0_2 | HS0_1 | 0_0SH | HS15_3 | HS15_2 | HS15_1 | HS15_0 | HS14_3 | HS14_2 | HS14_1 | HS14_0 | HS13_3 | HS13_2 | HS13_1 | HS13_0 |
| Reset value | | | | | | | | | | | | (|) | | | | | | | | | | | |
| Access | | | | F | 2 | | | | | | | | | | | R | W | | | | | | | |

Table 96. CR14 signals description

| Bit | Name | Description |
|-------|----------|-------------------------------------|
| 23:16 | RESERVED | - |
| 15 | HS0_3 | High-side driver HS0 configuration |
| 14 | HS0_2 | HS0 config |
| 13 | HS0_1 | 0000: OFF (default) |
| | | 0001: ON |
| | | 0010: Timer 1 |
| | | 0011: Timer 2 |
| | | 0100: PWM1 |
| | | 0101: PWM2 |
| | | 0110: PWM3 |
| | | 0111: PWM4 |
| 12 | HS0_0 | 1000: PWM5 |
| | | 1001: PWM6 |
| | | 1010: PWM7 |
| | | 1011: PWM8 |
| | | 1100: PWM9 |
| | | 1101: PWM10 |
| | | 1110: DIR1 1111: DIR2 |
| 11 | HS15_3 | High-side driver HS15 configuration |
| 10 | HS15_1 | HS15 config |
| 9 | HS15_1 | 0000: OFF (default) |
| | | 0001: ON |
| | | 0010: Timer 1 |
| | | 0011: Timer 2 |
| | | 0100: PWM1 |
| 8 | HS15_0 | 0101: PWM2 |
| | | 0110: PWM3 |
| | | 0111: PWM4 |
| | | 1000: PWM5 |
| | | 1001: PWM6 |

DS14235 - Rev 5 page 111/146



| Bit | Name | Description |
|-----|--------|-------------------------------------|
| | Namo | 1010: PWM7 |
| | | 1011: PWM8 |
| | | 1100: PWM9 |
| | | 1101: PWM10 |
| | | 1110: DIR1 |
| | | 1111: DIR2 |
| 7 | HS14_3 | High-side driver HS14 configuration |
| 6 | HS14_2 | HS14 config |
| 5 | HS14_1 | 0000: OFF (default) |
| | | 0001: ON |
| | | 0010: Timer 1 |
| | | 0011: Timer 2 |
| | | 0100: PWM1 |
| | | 0101: PWM2 |
| | | 0110: PWM3 |
| | | 0111: PWM4 |
| 4 | HS14_0 | 1000: PWM5 |
| | | 1001: PWM6 |
| | | 1010: PWM7 |
| | | 1011: PWM8 |
| | | 1100: PWM9 |
| | | 1101: PWM10 |
| | | 1110: DIR1 |
| | | 1111: DIR2 |
| 3 | HS13_3 | High-side driver HS13 configuration |
| 2 | HS13_2 | HS13 config |
| 1 | HS13_1 | 0000: OFF (default) |
| | | 0001: ON |
| | | 0010: Timer 1 |
| | | 0011: Timer 2 |
| | | 0100: PWM1 |
| | | 0101: PWM2 |
| | | 0110: PWM3 |
| | | 0111: PWM4 |
| 0 | HS13_0 | 1000: PWM5 |
| | | 1001: PWM6 |
| | | 1010: PWM7 |
| | | 1011: PWM8 |
| | | 1100: PWM9 |
| | | 1101: PWM10 |
| | | 1110: DIR1 1111: DIR2 |

DS14235 - Rev 5 page 112/146



6.4.11 Control register 15 (0x3C)

Table 97. Control register 15

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|--------|--------|--------|--------|--------|--------|--------|--------|----------|----------|----------|----------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit name | HS12_3 | HS12_2 | HS12_1 | HS12_0 | HS11_3 | HS11_2 | HS11_1 | HS11_0 | RESERVED | RESERVED | RESERVED | RESERVED | HS9_3 | HS9_2 | HS9_1 | 0_6SH | HS8_3 | HS8_2 | HS8_1 | HS8_0 | HS7_3 | HS7_2 | HS7_1 | HS7_0 |
| Reset value | | | | | | | | | | | | (|) | | | | | | | | | | | |
| Access | | | | | | | | | | | | R' | W | | | | | | | | | | | |

Table 98. CR15 signals description

| Bit | Name | Description |
|-----|--------|-------------------------------------|
| 23 | HS12_3 | High-side driver HS12 configuration |
| 22 | HS12_2 | HS12 config |
| 21 | HS12_1 | 0000: OFF (default) |
| | | 0001: ON |
| | | 0010: Timer 1 |
| | | 0011: Timer 2 |
| | | 0100: PWM1 |
| | | 0101: PWM2 |
| | | 0110: PWM3 |
| | | 0111: PWM4 |
| 20 | HS12_0 | 1000: PWM5 |
| | | 1001: PWM6 |
| | | 1010: PWM7 |
| | | 1011: PWM8 |
| | | 1100: PWM9 |
| | | 1101: PWM10 |
| | | 1110: DIR1 1111: DIR2 |
| 19 | HS11_3 | High-side driver HS11 configuration |
| 18 | HS11_2 | HS11 config |
| 17 | HS11_1 | 0000: OFF (default) |
| | | 0001: ON |
| | | 0010: Timer 1 |
| | | 0011: Timer 2 |
| | | 0100: PWM1 |
| | | 0101: PWM2 |
| 16 | HS11_0 | 0110: PWM3 |
| | | 0111: PWM4 |
| | | 1000: PWM5 |
| | | 1001: PWM6 |
| | | 1011: PWM8 |

DS14235 - Rev 5 page 113/146



| Bit | Name | Description |
|-------|----------|------------------------------------|
| | | 1100: PWM9 |
| | | 1101: PWM10 |
| | | 1110: DIR1 |
| | | 1111: DIR2 |
| 15:12 | RESERVED | - |
| 11 | HS9_3 | High-side driver HS9 configuration |
| 10 | HS9_2 | HS9 config |
| 9 | HS9_1 | 0000: OFF (default) |
| | | 0001: ON |
| | | 0010: Timer 1 |
| | | 0011: Timer 2 |
| | | 0100: PWM1 |
| | | 0101: PWM2 |
| | | 0110: PWM3 |
| | | 0111: PWM4 |
| 8 | HS9_0 | 1000: PWM5 |
| | | 1001: PWM6 |
| | | 1010: PWM7 |
| | | 1011: PWM8 |
| | | 1100: PWM9 |
| | | 1101: PWM10 |
| | | 1110: DIR1 |
| | | 1111: DIR2 |
| 7 | HS8_3 | High-side driver HS8 configuration |
| 6 | HS8_2 | HS8 config |
| 5 | HS8_1 | 0000: OFF (default) 0001: ON |
| | | |
| | | 0010: Timer 1 |
| | | 0011: Timer 2 |
| | | 0100: PWM1 |
| | | 0101: PWM2 |
| | | 0110: PWM3 |
| | | 0111: PWM4 |
| 4 | HS8_0 | 1000: PWM5 |
| | | 1001: PWM6 |
| | | 1010: PWM7 |
| | | 1011: PWM8 |
| | | 1100: PWM9 |
| | | 1101: PWM10 |
| | | 1110: DIR1 |
| | | 1111: DIR2 |
| 3 | HS7_3 | High-side driver HS7 configuration |
| 2 | HS7_2 | HS7 config |
| 1 | HS7_1 | 0000: OFF (default) |
| 0 | HS7_0 | 0001: ON |

DS14235 - Rev 5 page 114/146



| Bit | Name | Description |
|-----|------|--------------------------|
| | | 0010: Timer 1 |
| | | 0011: Timer 2 |
| | | 0100: PWM1 |
| | | 0101: PWM2 |
| | | 0110: PWM3 |
| | | 0111: PWM4 |
| | | 1000: PWM5 |
| | | 1001: PWM6 |
| | | 1010: PWM7 |
| | | 1011: PWM8 |
| | | 1100: PWM9 |
| | | 1101: PWM10 |
| | | 1110: DIR1 1111: DIR2 |

DS14235 - Rev 5 page 115/146



6.4.12 Control register 16 (0x3D)

Table 99. Control register 16

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|--------------------|-------------|--------------------|---------------------|--------------|--------------|-----------|-----------|-----------|-----------|----------|----------|--------|--------|--------|--------|--------|--------|----------|----------|----------|----------|----------|----------|
| Bit name | VSREG_LOCK_ ENA | VS_LOCK_ENA | VSREG_OV_SD ENA | VSREG_UV_SD_ ENA | VS_OV_SD_ENA | VS_UV_SD_ENA | HB6OCTH_1 | HB6OCTH_0 | HB50CTH_1 | HB5OCTH_0 | RESERVED | RESERVED | HB6_HS | HB6_LS | HB5_HS | HB5_LS | HB4_HS | HB4_LS | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| Reset value | | | | 1 | | | | | | | | | | | (|) | | | | | | | | |
| Access | RW RW | | | | | | | | | | | | | | | | | | | | | | | |

Table 100. CR16 signals description

| Bit | Name | Description |
|-----|-----------------|--|
| | | Lockout of VSREG related outputs after VSREG over/undervoltage shutdown: |
| | | 0 VSREG related outputs are turned ON automatically and status bits (VSREG_UV, VSREG_OV) are cleared |
| 23 | VSREG_LOCK_ENA | 1 VSREG related outputs remain turned OFF until status bits (VSREG_UV, VSREG_OV) are cleared (default) |
| | | Note: lockout is always disabled in standby modes in order to ensure supply of external contacts and detect wake-up conditions. |
| | | Lockout of V _S related outputs after V _S over/undervoltage shutdown: |
| | | 0 V _S related outputs are turned ON automatically and status bits (VS_UV, VS_OV) are cleared |
| 22 | VS_LOCK_ENA | 1 V _S related outputs remain turned OFF until status bits (VS_UV, VS_OV) are cleared (default) |
| | | Note: lockout is always disabled in standby modes in order to ensure supply of external contacts and detect wake-up conditions. |
| | | Shutdown of VSREG related outputs in case of VSREG overvoltage: |
| 21 | VSREG_OV_SD_ENA | 0 no shutdown of VSREG related outputs in case of VSREG overvoltage 1 shutdown of VSREG related outputs in case of VSREG overvoltage (default) |
| | | Shutdown of VSREG related outputs in case of VSREG undervoltage: |
| | | 0 no shutdown of VSREG related outputs in case of VSREG undervoltage |
| 20 | VSREG_UV_SD_ENA | 1 shutdown of VSREG related outputs in case of VSREG undervoltage (default) |
| | | Note: in case of V1 undervoltage due to VSREG UV, the device enters failsafe mode and the related outputs are turned OFF. |
| | | Shutdown of V _S related outputs in case of V _S overvoltage: |
| 19 | VS_OV_SD_ENA | 0 no shutdown of V_S related outputs in case of V_S overvoltage if charge pump output voltage is still sufficient (until CPLOW threshold is reached) |
| | | 1 shutdown of V _S related outputs in case of V _S overvoltage (default) |
| | | Shutdown of V _S related outputs in case of V _S undervoltage: |
| | | 0 no shutdown of V _S related outputs in case of V _S UnderVoltage |
| 18 | VS_UV_SD_ENA | 1 shutdown of V _S related outputs in case of V _S UnderVoltage (default) |
| | | Note: In case of V1 UnderVoltage due to VS UV, the device enters fail-safe mode and the related outputs are turned OFF. |
| 17 | HB6OCTH_1 | Selectable overcurrent threshold on HB6: |
| 40 | LIDOGOTILLO | 00 I _{OC6th3} (default) |
| 16 | HB6OCTH_0 | 01 loceth1 |

DS14235 - Rev 5 page 116/146



| 15 | | 10 I _{OC6th2} |
|-------|-----------|---|
| 15 | | 11 I _{OC6th3} |
| | HB5OCTH_1 | Selectable overcurrent threshold on HB5: |
| | | 00 I _{OC5th3} (default) |
| 44 | LIDEOCTIL | 01 I _{OC5th1} |
| 14 | HB5OCTH_0 | 10 I _{OC5th2} 11 I _{OC5th3} |
| 13-12 | RESERVED | - |
| | | HB6 high-side driver control: |
| | | 0 HB6 HS is turned off (default) |
| 11 | HB6_HS | 1 HB6 HS is turned on An internal cross-current protection prevents, that both the low-side and high-side drivers of the half bridge HB6 are switched on simultaneously |
| | | HB6 low-side driver control: |
| | | 0 HB6 LS is turned off (default) |
| 10 | HB6_LS | 1 HB6 LS is turned on An internal cross-current protection prevents, that both the low-side and high-side drivers of the half bridge HB6 are switched on simultaneously |
| | | HB5 high-side driver control: |
| | | 0 HB5 HS is turned off (default) |
| 9 | HB5_HS | 1 HB5 HS is turned on An internal cross-current protection prevents, that both the low-side and high-side drivers of the half bridge HB5 are switched on simultaneously |
| | | HB5 low-side driver control: |
| | | 0 HB5 LS is turned off (default) |
| 8 | HB5_LS | 1 HB5 LS is turned on An internal cross-current protection prevents, that both the low-side and high-side drivers of the half bridge HB5 are switched on simultaneously |
| | | HB4 high-side driver control: |
| _ | | 0 HB4 HS is turned off (default) |
| 7 | HB4_HS | 1 HB4 HS is turned on An internal cross-current protection prevents, that both the low-side and high-side drivers of the half bridge HB4 are switched on simultaneously |
| | | HB4 low-side driver control: |
| | | 0 HB4 LS is turned off (default) |
| 6 | HB4_LS | 1 HB4 LS is turned on An internal cross-current protection prevents, that both the low-side and high-side drivers of the half bridge HB4 are switched on simultaneously |
| 5:0 | RESERVED | - |

DS14235 - Rev 5 page 117/146



6.4.13 Control register 17 (0x3E)

Table 101. Control register 17

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|---------|---------|---------|----------|----------|----------|----------|----------|---------|---------|---------|----------|----------|----------|------------|------------|----------|---------|----------|----------|----------|---------|
| Bit name | RESERVED | RESERVED | T2_ON_2 | T2_ON_1 | T2_ON_0 | T2_PER_2 | T2_PER_1 | T2_PER_0 | RESERVED | RESERVED | T1_0N_2 | T1_0N_1 | T1_ON_0 | T1_PER_2 | T1_PER_1 | T1_PER_0 | V1_RESET_1 | V1_RESET_0 | RESERVED | WD_TIME | RESERVED | RESERVED | STBY_SEL | GO_STBY |
| Reset value | | | | | | | | | | | | (|) | | | | | | | | | | | |
| Access | F | 3 | | | R | W | | | F | 3 | | | | R | W | | | | R | RW | F | ₹ | R' | W |

Table 102. CR17 signals description

| Bit | Name | Description |
|-------|----------|---|
| 23:22 | RESERVED | - |
| 21 | T2_ON_2 | Configuration of Timer 2 ON-time |
| 20 | T2_ON_1 | T2 Config |
| 19 | T2_ON_0 | 000 ton1 (default) 001 ton2 010 ton3 011 ton4 100 ton5 101 invalid setting; command is ignored and SPI INV CMD is set 110 invalid setting; command is ignored and SPI INV CMD is set 111 invalid setting; command is ignored and SPI INV CMD is set 111 invalid setting; command is ignored and SPI INV CMD is set Note: When the configuration of a timer is changed, the timer is automatically restarted using the new configuration. |
| 18 | T2_PER_2 | Configuration of Timer 2 Period |
| 17 | T2_PER_1 | T2 Period |
| 16 | T2_PER_0 | 000 T1 (default) 001 T2 010 T3 011 T4 100 T5 101 T6 110 T7 111 T8 Note: When the configuration of a timer is changed, the timer is automatically restarted using the new configuration. |
| 15:14 | RESERVED | - |
| 13 | T1_ON_2 | Configuration of Timer 1 ON-time |
| 12 | T1_ON_1 | T1 Config |
| 11 | T1_ON_0 | 000 ton1 (default) 001 ton2 010 ton3 |

DS14235 - Rev 5 page 118/146



| Bit | Name | Description |
|-----|------------|---|
| | | 011 ton4 |
| | | 100 ton5 |
| | | 101 invalid setting; command is ignored and SPI INV CMD is set |
| | | 110 invalid setting; command is ignored and SPI INV CMD is set |
| | | 111 invalid setting; command is ignored and SPI INV CMD is set |
| | | Note: When the configuration of a timer is changed, the timer is automatically restarted using the new configuration. |
| 10 | T1_PER_2 | Configuration of Timer 1 Period |
| 9 | T1_PER_1 | T1 Period |
| | | 000 T1 (default) |
| | | 001 T2 |
| | | 010 T3 |
| | | 011 T4 |
| 8 | T1_PER_0 | 100 T5 |
| | 11_12.1_0 | 101 T6 |
| | | 110 T7 |
| | | 111 T8 |
| | | Note: When the configuration of a timer is changed, the timer is automatically restarted using the new configuration. |
| 7 | V1_RESET_1 | Voltage regulator V1 reset level |
| | | V1 reset level |
| | | 00 V _{RT4} (default) |
| 6 | V1_RESET_0 | 01 V _{RT3} |
| | | 10 V _{RT2} |
| | | 11 V _{RT1} |
| 5 | RESERVED | - |
| | | Window Watchdog Trigger Time |
| | | 0 TSW1 (default) |
| 4 | WD_TIME | 1 TSW2 |
| | | Writing to WD_TIME_x is blocked unless WD_CONFIG_EN = 1 |
| 3 | RESERVED | - |
| 1 | STBY_SEL | see Table 103. STBY_SEL and GO_STBY bits |
| 0 | GO_STBY | see Table 103. STBY_SEL and GO_STBY bits |
| | 1 | |

Table 103. STBY_SEL and GO_STBY bits

| STBY_SEL | GO_STBY | |
|----------|---------|------------------------------------|
| 1 | 1 | Go to V1_Standby |
| 0 | 1 | Go to VBAT_Standby |
| 1 | 0 | No transition to standby |
| 0 | 0 | No transition to standby (default) |

Note: After wake-up event, STBY_SEL and GO_STBY bits do not change the value remaining with the same setting.

DS14235 - Rev 5 page 119/146



6.4.14 Control register 18 (0x3F)

Table 104. Control register 18

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|--------------------|----------|----------|--------|--------|----------|----------|--------|------------|------------|----------|----------|----------|----------|------------|------------|-----|--------------|---------|-----------|-----------|------------------------|-------------------|------|
| Bit name | EI2_PU | RESERVED | RESERVED | EI1_PU | EI2_EN | RESERVED | RESERVED | EI1_EN | EI2_FILT_1 | EI2_FILT_0 | RESERVED | RESERVED | RESERVED | RESERVED | EI1_FILT_1 | EI1_FILT_0 | HEN | CAN_REC_ONLY | CAN_ACT | LIN_WU_EN | CAN_WU_EN | TIME_NINT_WA KE SEL | TIMER_NINT_ EN | TRIG |
| Reset value | | | | | | | 0 | | | | | | | | | | | | | | | | | |
| Access | ccess RW R RW R RW | | | | F | 2 | | | | | | R | W | | | | | | | | | | | |

Table 105. CR18 signals description

| Bit | Name | Description |
|-------|--------------|--|
| | | External Interrupt 2: configuration of internal current source |
| 00 | EIQ DII | 0: pull-down (default) |
| 23 | El2_PU | 1: pull-up |
| | | Note: the setting is valid only if input is configured as External Interrupt in CR1 (0x26). |
| 22:21 | RESERVED | - |
| | | External Interrupt 1: configuration of internal current source |
| 20 | EI1_PU | 0: pull-down (default) 1: pull-up |
| | | External Interrupt 2 enable |
| 40 | EIO EN | 0: El2 disabled |
| 19 | EI2_EN | 1: El2 enabled (default) |
| | | Note: the setting is valid only if input is configured as External Interrupt in CR1 (0x26). |
| 18:17 | RESERVED | - |
| | | External Interrupt 2 enable |
| 16 | EI1_EN | 0: El1 disabled |
| | | 1: EI1 enabled (default) |
| 15 | EI2_FILT_1 | External Interrupt 2: configuration of input filter |
| | | Input Filter Configuration |
| | | 00 External Interrupt 2 monitored in static mode (filter time twu_stat) (default) |
| | 510 511 T 0 | 01 External Interrupt 2 monitored in cyclic mode with Timer2 (filter time: t _{WU_cyc} ; blanking time 80% of timer ON time) ⁽¹⁾ |
| 14 | EI2_FILT_0 | 10 External Interrupt 2 monitored in cyclic mode with Timer1 (filter time: t _{WU_cyc} ; blanking time 80% of timer ON time) ⁽¹⁾ |
| | | 11 Invalid setting; command is ignored and SPI INV CMD id set |
| | | Note: EI2_FILT_[1:0] setting is only valid if input is configured as External Interrupt in CR1 (0x26). |
| 13:10 | RESERVED | - |
| 9 | EI1_FILT_1 | External Interrupt 1: configuration of input filter |
| | | Input Filter Configuration |
| 0 | EI1 FUT O | 00 External Interrupt 1 monitored in static mode (filter time t _{wu_stat}) (default) |
| 0 | 8 EI1_FILT_0 | 01 External Interrupt 1 monitored in cyclic mode with Timer 2 (filter time: t _{WU_cyc} ; blanking time 80% of timer ON time) ⁽¹⁾ |

DS14235 - Rev 5 page 120/146



| Bit | Name | Description |
|-----|--------------------|---|
| | | 10 External Interrupt 1 monitored in cyclic mode with Timer 1 (filter time: t _{WU_cyc} ; blanking time 80% of |
| | | timer ON time) ⁽¹⁾ |
| | | 11 Invalid setting; command is ignored and SPI INV CMD is set |
| | | Enable H-bridge |
| 7 | HEN | 0: H-bridge disabled (default) |
| | | 1: H-bridge enabled |
| | | Refer to Section 2.4.13: H-bridge driver for details. |
| | | CAN receive only mode |
| 6 | CAN_REC_ONLY | 0: CAN receive Only mode disabled (default) |
| | | 1: CAN receive Only mode enabled (CAN Trx must be activated, see CAN_ACT bit) |
| | | CAN transceiver activation |
| 5 | CAN_ACT | 0: CAN Trx low-power mode (default) |
| | | 1: CAN Trx normal mode |
| | | Enable wake-up by LIN |
| 4 | LIN_WU_EN (2) | 0: disabled |
| | | 1: enabled (default) |
| | | Note: the wake-up behavior is configurable in the CR1 (0x26). |
| | | Enable wake-up by CAN |
| 3 | CAN WU EN (2) | 0: disabled |
| | | 1: enabled (default) |
| | | Note: wake-up occurs at a wake-up event according to ISO 11898-2. |
| | | Select timer for periodic interrupt in standby modes |
| 2 | TIME_NINT_WAKE_SEL | 0: Timer 2 (default) 1: Timer 1 |
| | | Enable timer interrupt in standby modes |
| | | 0: Timer Interrupt disabled (default) |
| 1 | TIMER_NINT_ EN | 1: Timer Interrupt enabled |
| | | V1_Standby mode: device wakes up and interrupt signal is generated at RXDL/NINT when programmable time-out has elapsed. |
| | | VBAT_Standby mode: device wakes up after timer expiration and generates Nreset. |
| 0 | TRIG | Watchdog Trigger bit |

^{1.} Lower is the timer duration and major is the contribution of output $t_{\rm d\ ON}$.

DS14235 - Rev 5 page 121/146

^{2.} Either LIN or CAN must be enabled as wake-up source. Setting both bits 3 and 4 to '0' is an invalid setting. All wake-up sources are configured according to default setting; SPI Error Bit (SPIE) in Global Status Register is set.



6.5 Status registers

6.5.1 Status register 1 (0x01)

Table 106. Status register 1

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|--------|--------|--------|--------|--------|--------|--------|--------|----------|----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Bit name | TW_CL8 | TW_CL7 | TW_CL6 | TW_CL5 | TW_CL4 | TW_CL3 | TW_CL2 | TW_CL1 | RESERVED | RESERVED | HB6_LS_SC | HB5_LS_SC | HB4_LS_SC | RESERVED |
| Access | | | | | | | | | | | | R | ВС | | | | | | | | | | | |

Table 107. Status register 1 description

| D' | N | Paradiation |
|-------|-----------|--|
| Bit | Name | Description |
| | | Temperature warning cluster 8: |
| 23 | TW_CL8 | '1' indicates cluster 8 has reached the thermal warning threshold |
| | | Bit is latched until a "Read & Clear" command |
| | | Temperature warning cluster 7: |
| 22 | TW_CL7 | '1' indicates cluster 7 has reached the thermal warning threshold |
| | | Bit is latched until a "Read & Clear" command |
| | | Temperature warning cluster 6: |
| 21 | TW_CL6 | '1' indicates cluster 6 has reached the thermal warning threshold |
| | | Bit is latched until a "Read & Clear" command |
| | | Temperature warning cluster 5: |
| 20 | TW_CL5 | '1' indicates cluster 5 has reached the thermal warning threshold |
| | | Bit is latched until a "Read & Clear" command |
| | | Temperature warning cluster 4: |
| 19 | TW_CL4 | '1' indicates cluster 4 has reached the thermal warning threshold |
| | | Bit is latched until a "Read & Clear" command |
| | | Temperature warning cluster 3: |
| 18 | TW_CL3 | '1' indicates cluster 3 has reached the thermal warning threshold |
| | | Bit is latched until a "Read & Clear" command |
| | | Temperature warning cluster 2: |
| 17 | TW_CL2 | '1' indicates cluster 2 has reached the thermal warning threshold |
| | | Bit is latched until a "Read & Clear" command |
| | | Temperature warning cluster 1: |
| 16 | TW_CL1 | '1' indicates cluster 1 has reached the thermal warning threshold |
| | | Bit is latched until a "Read & Clear"command |
| 15:14 | RESERVED | - |
| | | Short-circuit on HB6 low-side: |
| 13 | HB6_LS_SC | "1" indicates short-circuit condition on LS of HB6 (second overcurrent threshold in overcurrent recovery mode) |
| | 1_ 1_0 | Bit is latched until a "Read & Clear" command |
| 12 | HB5 LS SC | |
| 12 | | Cheft Great Chi / 150 fow Glde. |

DS14235 - Rev 5 page 122/146



| Bit | Name | Description |
|------|-----------|--|
| | | "1" indicates short-circuit condition on LS of HB5 (second overcurrent threshold in overcurrent recovery mode) |
| | | Bit is latched until a "Read & Clear" command |
| | | Short-circuit on HB4 low-side: |
| 11 | HB4_LS_SC | "1" indicates short-circuit condition on LS of HB4 (second overcurrent threshold in overcurrent recovery mode) |
| | | Bit is latched until a "Read & Clear" command |
| 10:0 | RESERVED | - |

6.5.2 Status register 2 (0x02)

Table 108. Status register 2

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Bit name | TSD1_CL8 | TSD1_CL7 | TSD1_CL6 | TSD1_CL5 | TSD1_CL4 | TSD1_CL3 | TSD1_CL2 | TSD1_CL1 | RESERVED | RESERVED | HB6_HS_SC | HB5_HS_SC | HB4_HS_SC | RESERVED |
| Access | s R&C | | | | | | | | | | | | | | | | | | | | | | | |

Table 109. Status register 2 description

| Bit | Name | Description |
|-----|----------|---|
| | | Thermal shutdown of cluster 8 |
| 23 | TSD1_CL8 | '1' indicates cluster 8 has reached the thermal shutdown threshold (TSD1) and the output cluster was shutdown |
| | | Bit is latched until a "Read & Clear" command |
| | | Thermal shutdown of cluster 7 |
| 22 | TSD1_CL7 | '1' indicates cluster 7 has reached the thermal shutdown threshold (TSD1) and the output cluster was shutdown |
| | | Bit is latched until a "Read & Clear" command |
| | | Thermal shutdown of cluster 6 |
| 21 | TSD1_CL6 | '1' indicates cluster 6 has reached the thermal shutdown threshold (TSD1) and the output cluster was shutdown |
| | | Bit is latched until a "Read & Clear" command |
| | | Thermal shutdown of cluster 5 |
| 20 | TSD1_CL5 | '1' indicates cluster 5 has reached the thermal shutdown threshold (TSD1) and the output cluster was shutdown |
| | | Bit is latched until a "Read & Clear" command |
| | | Thermal shutdown of cluster 4 |
| 19 | TSD1_CL4 | '1' indicates cluster 4 has reached the thermal shutdown threshold (TSD1) and the output cluster was shutdown |
| | | Bit is latched until a "Read & Clear" command |
| | | Thermal shutdown of cluster 3 |
| 18 | TSD1_CL3 | '1' indicates luster 3 has reached the thermal shutdown threshold (TSD1) and the output cluster was shutdown |
| | | Bit is latched until a "Read & Clear" command |
| | | Thermal shutdown of cluster 2 |
| 17 | TSD1_CL2 | '1' indicates cluster 2 has reached the thermal shutdown threshold (TSD1) and the output cluster was shutdown |
| | | Bit is latched until a "Read & Clear" command |
| | | Thermal shutdown of cluster 1 |
| 16 | TSD1_CL1 | '1' indicates cluster 1 has reached the thermal shutdown threshold (TSD1) and the output cluster was shutdown Bit is latched until a "Read & Clear" command |

DS14235 - Rev 5 page 123/146



| Bit | Name | Description |
|-------|-----------|---|
| 15:14 | RESERVED | - |
| 13 | HB6_HS_SC | Short-circuit on HB6 high-side '1' indicates short circuit condition on HS of HB6 (second overcurrent threshold in overcurrent recovery mode) Bit is latched until a "Read & Clear" command |
| 12 | HB5_HS_SC | Short-circuit on HB5 high-side '1' indicates short-circuit condition on HS of HB5 (second overcurrent threshold in overcurrent recovery mode) Bit is latched until a "Read & Clear" command |
| 11 | HB4_HS_SC | Short-circuit on HB4 high-side '1' indicates short circuit condition on HS of HB4 (second overcurrent threshold in overcurrent recovery mode) Bit is latched until a "Read & Clear" command |
| 10:0 | RESERVED | - |

6.5.3 Status register 3 (0x03)

Table 110. Status register 3

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|------------|-------------|----------|----------|----------|
| Bit name | RESERVED | SGNDLOSS | IP_SUP_LOW | CAN_SUP_LOW | RESERVED | RESERVED | RESERVED |
| Access | R&CR | | | | | | | | R | | R&CR R | | | | | | | | R& | CR | | | | |

Table 111. Status register 3 description

| Bit | Name | Description |
|------|-------------|---|
| 23:6 | RESERVED | - |
| 5 | SGNDLOSS | Loss of ground status bit '1' indicates that ground at SGND pin has been lost Bit is not latched |
| 4 | IP_SUP_LOW | Internal IP supply low warning threshold '1' indicates that Internal IP voltage supply (analog and/or digital) is less than 3V Bit is latched until a "Read & Clear" command |
| 3 | CAN_SUP_LOW | CAN supply low warning threshold '1' indicates that voltage at CAN supply pin reached the CAN supply low warning threshold V _{CANSUP} < V _{CANSUPlow} Bit is latched until a "Read & Clear" command |
| 2:0 | RESERVED | - |

DS14235 - Rev 5 page 124/146



6.5.4 Status register 4 (0x04)

Table 112. Status register 4

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------------------|----------------------|-----------|----------|----------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Bit name | WD_TIMER_STA TE_1 | WD_TIMER_STA TE_0 | EI2_STATE | RESERVED | RESERVED | EI1_STATE | RESERVED |
| Access | | R&C | | F | 2 | | R&C | | | | | | | | | F | 2 | | | | | | | |

Table 113. Status register 4 description

| Bit | Name | Description |
|------|------------------|---|
| 23 | WD_TIMER_STATE_1 | Watchdog timer status |
| | | Status |
| | | 00 0 - 33% |
| 22 | WD_TIMER_STATE_0 | 01 33 - 66% |
| | | 11 66 - 100% |
| | | 10 invalid configuration |
| | | State of El2 input |
| | EI2_STATE | 0 input level is low |
| 21 | | 1 input level is high |
| | | The bit shows the momentary status of EI2 and cannot be cleared ("live bit") |
| | | Note: the status is only valid if it has been configured as wake-up input in CR1 (0x26). Otherwise this bit is read as '0' |
| 20 | RESERVED | - |
| | | State of EI1 input |
| 18 | 18 EI1_STATE | 0 input level is low |
| | 5 | 1 input level is high The bit shows the momentary status of EI1 and cannot be cleared ("live bit") |
| 17:0 | RESERVED | - |

DS14235 - Rev 5 page 125/146



6.5.5 Status register 5 (0x05)

Table 114. Status register 5

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|--------|---------|---------|---------|---------|---------|----------|--------|--------|--------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|
| Bit name | RESERVED | RESERVED | HS0_OL | HS15_OL | HS14_OL | HS13_OL | HS12_OL | HS11_OL | RESERVED | HS9_OL | HS8_OL | HS7_OL | HB6_LS_OL | HB6_HS_OL | HB5_LS_OL | HB5_HS_OL | HB4_LS_OL | HB4_HS_OL | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| Access | | | | | | | | | | | | R&C | | | | | | | | | | | | |

Table 115. Status register 5 description

| Bit | Name | Description |
|-------|-----------|--|
| 23-22 | RESERVED | - |
| | | HS0 open-load |
| 21 | HS0_OL | '1' indicates an open-load condition was detected at the output Bit is latched until a "Read & Clear" command |
| | | HS15 open-load |
| 20 | HS15_OL | '1' indicates an open-load condition was detected at the output |
| | | Bit is latched until a "Read & Clear" command |
| | | HS14 open-load |
| 19 | HS14_OL | '1' indicates an open-load condition was detected at the output Bit is latched until a "Read & Clear" command |
| | | HS13 open-load |
| 18 | HS13_OL | '1' indicates an open-load condition was detected at the output Bit is latched until a "Read & Clear" command |
| | | HS12 open-load |
| 17 | HS12_OL | '1' indicates an open-load condition was detected at the output Bit is latched until a "Read & Clear" command |
| | | HS11 open-load |
| 16 | HS11_OL | '1' indicates an open-load condition was detected at the output Bit is latched until a "Read & Clear" command |
| 15 | RESERVED | - |
| | | HS9 open-load |
| 14 | HS9_OL | '1' indicates an open-load condition was detected at the output |
| | | Bit is latched until a "Read & Clear" command |
| | | HS8 open-load |
| 13 | HS8_OL | '1' indicates an open-load condition was detected at the output Bit is latched until a "Read & Clear" command |
| | | HS7 open-load |
| 12 | HS7_OL | '1' indicates an open-load condition was detected at the output |
| | | Bit is latched until a "Read & Clear" command |
| | | HB6 low-side open-load |
| 11 | HB6_LS_OL | '1' indicates an open-load condition was detected at the output |
| | | Bit is latched until a "Read & Clear" command |
| 10 | HB6_HS_OL | HB6 high-side open-load |

DS14235 - Rev 5 page 126/146



| Bit | Name | Description |
|-----|-----------|---|
| | | '1' indicates an open-load condition was detected at the output Bit is latched until a "Read & Clear" command |
| 9 | HB5_LS_OL | HB5 low-side open-load '1' indicates an open-load condition was detected at the output Bit is latched until a "Read & Clear" command |
| 8 | HB5_HS_OL | HB5 high-side open-load '1' indicates an open-load condition was detected at the output Bit is latched until a "Read & Clear" command |
| 7 | HB4_LS_OL | HB4 low-side open-load '1' indicates an open-load condition was detected at the output Bit is latched until a "Read & Clear" command |
| 6 | HB4_HS_OL | HB4 high-side open-load '1' indicates an open-load condition was detected at the output Bit is latched until a "Read & Clear" command |
| 5:0 | RESERVED | - |

6.5.6 Status register 6 (0x06)

Table 116. Status register 6

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|--------|---------|---------|---------|---------|---------|----------|--------|--------|--------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|
| Bit name | RESERVED | RESERVED | HS0_OC | HS15_0C | HS14_OC | HS13_0C | HS12_0C | HS11_OC | RESERVED | HS9_OC | HS8_OC | HS7_OC | HB6_LS_OC | HB6_HS_OC | HB5_LS_OC | HB5_HS_OC | HB4_LS_OC | HB4_HS_OC | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| Access | | | | | | | | | | | | R | &C | | | | | | | | | | | |

Table 117. Status register 6 description

| Bit | Name | Description |
|-------|----------|---|
| 23-22 | RESERVED | - |
| 21 | HS0_OC | HS0 overcurrent shutdown: '1' indicates the output was shutdown due to overcurrent condition. Bit is latched until a "Read & Clear" command |
| 20 | HS15_OC | HS15 overcurrent shutdown: '1' indicates the output was shutdown due to overcurrent condition Bit is latched until a "Read & Clear" command |
| 19 | HS14_OC | HS14 overcurrent shutdown: '1' indicates the output was shutdown due to overcurrent condition Bit is latched until a "Read & Clear" command |
| 18 | HS13_OC | HS13 overcurrent shutdown: '1' indicates the output was shutdown due to overcurrent condition Bit is latched until a "Read & Clear" command |
| 17 | HS12_OC | HS12 overcurrent shutdown: '1' indicates the output was shutdown due to overcurrent condition Bit is latched until a "Read & Clear" command |
| 16 | HS11_OC | HS11 overcurrent shutdown: |

DS14235 - Rev 5 page 127/146



| Bit | Name | Description |
|-----|-----------|---|
| | | '1' indicates the output was shutdown due to overcurrent condition Bit is latched until a "Read & Clear" command |
| 15 | RESERVED | - |
| | | HS9 overcurrent shutdown |
| 14 | HS9_OC | '1' indicates the output was shutdown due to overcurrent condition |
| | | Bit is latched until a "Read & Clear" command |
| | | HS8 overcurrent shutdown: |
| 13 | HS8_OC | '1' indicates the output was shutdown due to overcurrent condition |
| | | Bit is latched until a "Read & Clear" command |
| | | HS7 overcurrent shutdown: |
| 12 | HS7_OC | '1' indicates the output was shutdown due to overcurrent condition |
| | | Bit is latched until a "Read & Clear" command |
| 11 | HB6_LS_OC | HB6 overcurrent shutdown: |
| | | '1' indicates the output was shutdown due to overcurrent condition. |
| | HB6_HS_OC | If overcurrent recovery is disabled (CR13: HB6_OCR = 0): Bit is set upon overcurrent condition and HB6 is turned off |
| 10 | | If overcurrent recovery is enabled (CR13: HB6_OCR = 1): in case of overcurrent condition this bit is not set. The HB6 goes into Overcurrent Recovery mode. Bit is latched until a "Read & Clear" command |
| 9 | HB5_LS_OC | HB5 overcurrent shutdown: |
| | | '1' indicates the output was shutdown due to overcurrent condition |
| | | If overcurrent recovery is disabled (CR13: HB5_OCR = 0): bit is set upon overcurrent condition and HB5 is turned off |
| 8 | HB5_HS_OC | If overcurrent recovery is enabled (CR13: HB5_OCR = 1): in case of overcurrent condition this bit is not set. The HB5 goes into overcurrent recovery mode Bit is latched until a "Read & Clear" command |
| 7 | HB4_LS_OC | HB4 overcurrent shutdown: |
| | | '1' indicates the output was shutdown due to overcurrent condition. |
| | | If overcurrent recovery is disabled (CR13: HB4_OCR = 0): bit is set upon overcurrent condition and HB4 is turned off |
| 6 | HB4_HS_OC | If overcurrent recovery is enabled (CR13: HB4_OCR = 1): In case of overcurrent condition this bit is not set. The HB4 goes into overcurrent recovery mode Bit is latched until a "Read & Clear" command |
| 5:0 | RESERVED | - |

6.5.7 Status register 7 (0x07)

Table 118. Status register 7

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|--------------|-------------|--------------|-------------|-------------|------------------|-------------|-------|-----------|-----------|-----------|-----------|-------------|-------------|--------|----|------|--------|--------|----------|----------|----------|-------|-------|
| Bit name | LIN_PERM_DOM | LIN_TXD_DOM | LIN_PERM_REC | CAN_RXD_REC | CAN_PERM_RE | CAN_PERM_DO M | CAN_TXD_DOM | CANTO | DSMON_HS2 | DSMON_HS1 | DSMON_LS2 | DSMON_LS1 | SPI_INV_CMD | SPI_SCK_CNT | CP_LOW | TW | V2SC | V2FAIL | V1FAIL | RESERVED | VSREG_OV | VSREG_UV | VS_0V | VS_UV |
| Access | | R&C | | | | | | | | | | | | R | | R | &C | | | | | | | |

Table 119. Status register 7 description

| Bit | Name | Description |
|-----|--------------|---------------------------------|
| 23 | LIN PERM DOM | LIN bus signal dominant timeout |

DS14235 - Rev 5 page 128/146



| Bit | Name | Description |
|-----|--------------|---|
| | | LIN bus signal is dominant for t > T _{dom(bus)} |
| | | Bit is latched until a "Read & Clear" command |
| | | LIN TXD signal dominant timeout |
| 22 | LIN_TXD_DOM | TXDL pin is dominant for t > t _{dom(TXDL)} |
| | EIIV_IXB_BOW | The LIN transmitter is disabled until the bit is cleared. Bit is latched until a "Read & Clear" command |
| | | LIN bus signal permanent recessive |
| 21 | LIN_PERM_REC | LIN bus signal does not follow TXDL within t _{LIN} |
| 21 | LIN_FERM_REC | The LIN transmitter is disabled until the bit is cleared. Bit is latched until a "Read & Clear" command |
| | | |
| 20 | CAN DVD DEC | CAN RXD signal permanent recessive RXDC has not followed TXDC for 4 times |
| 20 | CAN_RXD_REC | The CAN transmitter is disabled until the bit is cleared. Bit is latched until a "Read & Clear" command |
| | | |
| 10 | CAN DEDM DEC | CAN bus signal did not follow TVDC for 4 times |
| 19 | CAN_PERM_REC | CAN bus signal did not follow TXDC for 4 times The CAN transmitter is disabled until the bit is cleared. Bit is latched until a "Read & Clear" command |
| | | |
| 40 | CAN DEDM DOM | CAN bus signal is deminant for t > t |
| 18 | CAN_PERM_DOM | CAN bus signal is dominant for t > t _{CAN} |
| | | Bit is latched until a "Read & Clear" command |
| 4- | CAN TYP POM | CAN TXD signal permanent dominant |
| 17 | CAN_TXD_DOM | TXDC pin is dominant for t > t _{dom(TXDC)} |
| | | The CAN transmitter is disabled until the bit is cleared. Bit is latched until a "Read & Clear" command |
| | | CAN communication timeout |
| 16 | CANTO | Bit is set if there is no communication on the bus for t > t _{Silence} ; CANTO indicates that there was a transition from BIAS ON to BIAS OFF |
| | | Bit is latched until a "Read & Clear" command |
| | | Drain-source monitoring HS2 |
| 15 | DSMON_HS2 | '1' indicates a short-circuit or open-load condition was detected |
| | | Bit is latched until a "Read & Clear" command |
| | | Drain-source monitoring HS1 |
| 14 | DSMON_HS1 | '1' indicates a short-circuit or open-load condition was detected |
| | | Bit is latched until a "Read & Clear" command |
| | | Drain-source monitoring LS2 |
| 13 | DSMON_LS2 | '1' indicates a short-circuit or open-load condition was detected |
| | | Bit is latched until a "Read & Clear" command |
| | | Drain-source monitoring LS1 |
| 12 | DSMON_LS1 | '1' indicates a short-circuit or open-load condition was detected |
| | | Bit is latched until a "Read & Clear" command |
| | | Invalid SPI command |
| | | '1' indicates one of the following conditions was detected: |
| | | Access to undefined address Write operation to Status Register |
| 11 | SPI_INV_CMD | DI stuck at '0' or '1' |
| | | CSN timeout |
| | | Parity failure Invalid or undefined setting |
| | | The SPI frame is ignored. Bit is latched until a "Read & Clear" command |
| | | |

DS14235 - Rev 5 page 129/146



| Bit | Name | Description |
|-----|-------------|--|
| | | SPI clock counter |
| 10 | SPI_SCK_CNT | '1' indicates an SPI frame with wrong number of CLK cycles was detected Bit is latched until a "Read & Clear" command |
| | | Charge pump voltage low |
| 9 | CP_LOW | '1' indicates that the charge pump voltage is too low |
| | | Bit is latched until a "Read & Clear" command |
| | | Thermal warning |
| 8 | TW | '1' indicates the temperature has reached the thermal warning threshold Bit is latched until a "Read & Clear" command |
| | | V2 short-circuit detection |
| 7 | V2SC | '1' indicates a short-circuit to GND condition of V2 at turn on of the regulator (V2 < $V2_{fail}$ for t > $t_{v2short}$) Bit is latched until a "Read & Clear" command |
| | | V2 failure detection |
| 6 | 6 V2FAIL | '1' indicates a V2 fail event occurred since last readout (V2 < V2 $_{fail}$ for t > t $_{V2fail}$) Bit is latched until a "Read & Clear" command |
| | | V1 failure detection |
| 5 | V1FAIL | '1' indicates a V1 fail event occurred since last readout (V1 < V1 _{fail} for $t > t_{V1fail}$) Bit is latched until a "Read & Clear" command |
| 4 | RESERVED | - |
| | | Vsreg overvoltage |
| 3 | VSREG_OV | '1' indicates the voltage at Vsreg has reached the overvoltage threshold Bit is latched until a "Read & Clear" command |
| | | Vsreg under voltage |
| 2 | VSREG_UV | '1' indicates the voltage at Vsreg has reached the undervoltage threshold |
| | | Bit is latched until a "Read & Clear" command |
| | | Vs overvoltage |
| 1 | VS_OV | '1' indicates the voltage at Vs has reached the overvoltage threshold |
| | | Bit is latched until a "Read & Clear" command |
| | | Vs under voltage |
| 0 | VS_UV | '1' indicates the voltage at Vs has reached the undervoltage threshold Bit is latched until a "Read & Clear" command |

6.5.8 Status register 8 (0x08)

Table 120. Status register 8

| | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----------|----------|----------|----------|----------|----------|------------|--------------|------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|--------------------|------|------|-------------------|---------------------|--------|------|
| Bit name | EI2_WAKE | RESERVED | RESERVED | EI1_WAKE | WAKE_CAN | WAKE_LIN | WAKE_TIMER | DEBUG_ACTIVE | V1UV | V1_RESTART_2 | V1_RESTART_1 | V1_RESTART_0 | WDFAIL_CNT_3 | WDFAIL_CNT_2 | WDFAIL_CNT_1 | WDFAIL_CNT_0 | DEVICE_STATE_ | DEVICE_STATE_ 0 | TSD2 | TSD1 | CED_SL SD2_V1S | FORCED_SLEE P_WD | WDFAIL | VPOR |
| Access | R&C | F | 3 | | R&C | | | | | | | | | | | | | | | | | | | |

DS14235 - Rev 5 page 130/146



Table 121. Status register 8 description

| Bit | Name | Description | | | | | | |
|-------|----------------|--|--|--|--|--|--|--|
| | | External interrupt 2 wake-up | | | | | | |
| 23 | EI2_WAKE | '1' means wake-up from external interrupt 2 | | | | | | |
| | | Bit is latched until a "Read & Clear" command | | | | | | |
| 22:21 | RESERVED | - | | | | | | |
| | | External interrupt 1 wake-up | | | | | | |
| 20 | EI1_WAKE | '1' means wake-up from external interrupt | | | | | | |
| | | Bit is latched until a "Read & Clear" command | | | | | | |
| | | Wake-up from CAN | | | | | | |
| 19 | WAKE_CAN | '1' means wake-up from CAN | | | | | | |
| | | Bit is latched until a "Read & Clear" command | | | | | | |
| | | Wake-up from LIN | | | | | | |
| 18 | WAKE_LIN | '1' means wake-up from LIN | | | | | | |
| | | Bit is latched until a "Read & Clear" command | | | | | | |
| | | Wake-up from timer | | | | | | |
| 17 | WAKE_TIMER | '1' means wake-up from timer | | | | | | |
| | | Bit is latched until a "Read & Clear" command | | | | | | |
| | | Debug mode active | | | | | | |
| 16 | DEBUG_ACTIVE | '1' means debug mode Bit is latched until a "Read & Clear" command | | | | | | |
| | | | | | | | | |
| 15 | V1UV | Voltage regulator V1 undervoltage '1' indicates undervoltage condition at voltage regulator V1 (V1 < V _{RTx}) | | | | | | |
| | | Bit is latched until a "Read & Clear" command | | | | | | |
| 14 | V1_RESTART_2 | Voltage regulator V1 restart | | | | | | |
| 13 | V1_RESTART_1 | Indicates the number of TSD2 events that caused a restart of voltage regulator V1 | | | | | | |
| 12 | V1_RESTART_0 | Bits cannot be cleared; the counter is cleared automatically if no additional TSD2 event occurs within 1 minute | | | | | | |
| 11 | WDFAIL_CNT_3 | | | | | | | |
| 10 | WDFAIL_CNT_2 | Watchdog failure counter | | | | | | |
| 9 | WDFAIL_CNT_1 | Indicates number of subsequent watchdog failures | | | | | | |
| 8 | WDFAIL_CNT_0 | Bits cannot be cleared; is cleared with a valid watchdog trigger | | | | | | |
| 7 | DEVICE_STATE_1 | V2 short-circuit detection | | | | | | |
| | | Actual state | | | | | | |
| | | 00 active mode after power-on or after "Read & Clear" command | | | | | | |
| | | 01 active mode after wake-up from V1_Standby mode (before "Read & Clear" command) | | | | | | |
| 6 | DEVICE_STATE_0 | 10 active mode after wake-up from VBAT_Standby mode (before "Read & Clear" command) | | | | | | |
| | | 11 not used | | | | | | |
| | | Bit is latched until a "Read & Clear" command; after a "Read & Clear access", the device state is updated | | | | | | |
| | | Thermal shutdown 2 | | | | | | |
| 5 | TSD2 | '1' indicates thermal shutdown 2 was reached | | | | | | |
| | | Bit is latched until a "Read & Clear" command | | | | | | |
| | | Thermal shutdown 1 | | | | | | |
| 4 | TSD1 | '1' indicates thermal shutdown 1 was reached | | | | | | |
| | | Bit is latched until a "Read & Clear" command | | | | | | |
| | <u> </u> | | | | | | | |

DS14235 - Rev 5 page 131/146



| Bit | Name | Description |
|-----|------------------------|--|
| | | Forced sleep TSD2 / V1 short-circuit |
| | | Device entered forced sleep mode due to: |
| 3 | FORCED_SLEEP_TSD2_V1SC | |
| | | Short-circuit on V1 during startup Dit is lateled until a "Dood 8 Close" assumed. |
| | | Bit is latched until a "Read & Clear" command |
| | FORCED_SLEEP_WD | Forced sleep watchdog |
| 2 | | Device entered forced sleep mode due to multiple watchdog failures Bit is latched until a "Read & Clear" command |
| | | Watchdog failure |
| 1 | WDFAIL | Watchdog failure |
| | | Bit is latched until a "Read & Clear" command |
| | | Power-on Reset: |
| | VDOD | VSREG Power-on Reset threshold (V _{POR}) reached |
| 0 | VPOR | Bit is latched until a "Read & Clear" command |
| | | Note: If VPOR is set after a cold startup, the device comes from a power on reset. |

DS14235 - Rev 5 page 132/146




7 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 LQFP-64 package information

Figure 46. LQFP-64 package dimension



DS14235 - Rev 5 page 133/146




Table 122. LQFP-64 mechanical data

| | | Millimeters/degrees | |
|--------|-------------------|---------------------|------|
| Symbol | Min. | Тур. | Max. |
| Θ | 0° | 3.5° | 7° |
| Θ1 | 0° | - | - |
| Θ2 | 10° | 12° | 14° |
| Θ3 | 10° | 12° | 14° |
| A | - | - | 1.60 |
| A1 | 0.05 | - | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| b | 0.17 | 0.22 | 0.27 |
| b1 | 0.17 | 0.20 | 0.23 |
| С | 0.09 | - | 0.20 |
| c1 | 0.09 | - | 0.16 |
| D | | 12.00 BSC | |
| D1 | | 10.00 BSC | |
| D2 | | | 6.85 |
| D3 | 5.7 | | |
| е | | 0.50 BSC | |
| Е | | 12.00 BSC | |
| E1 | | 10.00 BSC | |
| E2 | | | 4.79 |
| E3 | 3.3 | | |
| L | 0.45 | 0.60 | 0.75 |
| L1 | | 1.00 REF | |
| N | | 64 | |
| R1 | 0.08 | - | - |
| R2 | 0.08 | - | 0.20 |
| S | 0.20 | - | - |
| | Tolerance of form | and position | |
| aaa | | 0.20 | |
| bbb | | 0.20 | |
| ccc | | 0.08 | |
| ddd | | 0.08 | |

DS14235 - Rev 5 page 134/146



Figure 47. LQFP-64 footprint




DS14235 - Rev 5 page 135/146



7.2 LQFP-64 marking information

Figure 48. LQFP-64 marking information



Parts marked as ES are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event ST is liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity before any decision to use these engineering samples.

DS14235 - Rev 5 page 136/146



Revision history

Table 123. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 16-Mar-2023 | 1 | Initial release. |
| | | Updated Table 5, Table 7, Table 11, Table 14, Table 16, Table 18, Table 23, Table 33, Table 37 and Table 40. |
| | | Updated Section 3.1 Supply VS, VSREG and Section 3.7.1 Temporary failures. |
| 23-Oct-2023 | 2 | Updated Section 5 Application circuit. |
| | | Updated Table 73 and Table 77. |
| | | Updated Section 7.1 LQFP-64 package information. |
| | | Minor text changes. |
| 20-Feb-2024 | 3 | Updated Table 7. Supply, supply monitoring and current consumption and Figure 4. Watchdog timing. |
| | | Updated Figure 47. LQFP-64 footprint. |
| 04 101 2024 | 4 | Updated Figure 2. Pin connection (top view), Figure 23. Transceiver state diagram and Section 2.3.2: L99DZ320 thermal profiles. |
| 04-Jul-2024 | 4 | Minor text changes in Section 3.14: Power outputs HB4,, HB6, HS7,, HS15, HS0 and Table 83. CR4 signals description. |
| 23-Sep-2024 | 5 | Updated Table 11. Voltage regulator 2, Section 3.2.2: Voltage regulator V2, Section 3.7.1: Temporary failures, Section 3.10.3: CAN error handling, Section 6.2: Control registers overview. |
| | | Minor text changes. |

DS14235 - Rev 5 page 137/146



Contents

| 1 | Block | c diagra | m and pin description | 3 | | | | | |
|---|----------------------|----------------|--|----|--|--|--|--|--|
| 2 | Elect | rical sp | ecifications | 7 | | | | | |
| | 2.1 | Absolute | e maximum ratings | 7 | | | | | |
| | 2.2 | ESD protection | | | | | | | |
| | 2.3 | Therma | ıl data | 9 | | | | | |
| | | 2.3.1 | LQFP64 thermal data | 10 | | | | | |
| | | 2.3.2 | L99DZ320 thermal profiles | 10 | | | | | |
| | 2.4 | Electrica | al characteristics | 11 | | | | | |
| | | 2.4.1 | Supply, supply monitoring and current consumption | 12 | | | | | |
| | | 2.4.2 | Oscillator | 13 | | | | | |
| | | 2.4.3 | Power-on Reset (V _{SREG}) | 13 | | | | | |
| | | 2.4.4 | Voltage regulator V1 | 14 | | | | | |
| | | 2.4.5 | Voltage regulator V2 | 15 | | | | | |
| | | 2.4.6 | Reset output | 16 | | | | | |
| | | 2.4.7 | Watchdog | 16 | | | | | |
| | | 2.4.8 | Current monitor output | 18 | | | | | |
| | | 2.4.9 | Charge pump | 19 | | | | | |
| | | 2.4.10 | Outputs HB4-HB6, HS7-HS15, HS0 | 20 | | | | | |
| | | 2.4.11 | Power outputs switching times | 21 | | | | | |
| | | 2.4.12 | Output current thresholds | 23 | | | | | |
| | | 2.4.13 | H-bridge driver | 25 | | | | | |
| | | 2.4.14 | Gate drivers for the external Power MOSFET switching times | 25 | | | | | |
| | | 2.4.15 | Drain-source monitoring external H-bridge | 29 | | | | | |
| | | 2.4.16 | Open-load monitoring external H-bridge | 29 | | | | | |
| | | 2.4.17 | External interrupts (EI1, EI2) | 29 | | | | | |
| | | 2.4.18 | CAN FD transceiver | 30 | | | | | |
| | | 2.4.19 | LIN transceiver | 36 | | | | | |
| | | 2.4.20 | SPI | 39 | | | | | |
| | | 2.4.21 | Inputs DIRH, PWMH, PWM4-5, PWM6, DIR1, DIR2 | 44 | | | | | |
| | | 2.4.22 | Debug input pin | 44 | | | | | |
| | | 2.4.23 | Interrupt output | 44 | | | | | |
| | | 2.4.24 | Timer1 and Timer2 | 45 | | | | | |
| | | 2.4.25 | SGND loss comparator | 45 | | | | | |
| 3 | Func | tional d | escription | 46 | | | | | |
| | 3.1 Supply VS, VSREG | | | | | | | | |
| | 3.2 | Voltage | regulators | 46 | | | | | |



| | 3.2.1 | Voltage regulator V1 | 46 | | | | | | |
|------|-------------------|---|----|--|--|--|--|--|--|
| | 3.2.2 | Voltage regulator V2 | 46 | | | | | | |
| | 3.2.3 | Voltage regulator failure | 46 | | | | | | |
| | 3.2.4 | Short to ground detection | 46 | | | | | | |
| | 3.2.5 | Voltage regulator behavior | 47 | | | | | | |
| 3.3 | Operati | ing modes | 48 | | | | | | |
| | 3.3.1 | Active mode | 48 | | | | | | |
| | 3.3.2 | Debug mode | 48 | | | | | | |
| | 3.3.3 | V1_Standby mode | 48 | | | | | | |
| | 3.3.4 | Interrupt | 48 | | | | | | |
| | 3.3.5 | VBAT_Standby mode | 48 | | | | | | |
| 3.4 | Wake-u | up from standby modes | 49 | | | | | | |
| | 3.4.1 | External interrupts | 49 | | | | | | |
| 3.5 | Functio | onal overview (truth table) | 51 | | | | | | |
| 3.6 | Configu | urable window watchdog | 52 | | | | | | |
| | 3.6.1 | Change watchdog timing | 54 | | | | | | |
| 3.7 | Fail-sat | Fail-safe mode | | | | | | | |
| | 3.7.1 | Temporary failures | 54 | | | | | | |
| | 3.7.2 | Non-recoverable failures - entering force VBAT standby mode | 55 | | | | | | |
| 3.8 | Reset o | output | 56 | | | | | | |
| 3.9 | LIN bus interface | | | | | | | | |
| | 3.9.1 | Features | 57 | | | | | | |
| | 3.9.2 | Error handling | 57 | | | | | | |
| | 3.9.3 | Wake-up from standby modes | 57 | | | | | | |
| 3.10 | CAN FI | D bus transceiver | 58 | | | | | | |
| | 3.10.1 | Features | 58 | | | | | | |
| | 3.10.2 | CAN transceiver operating modes | 59 | | | | | | |
| | 3.10.3 | CAN error handling | 59 | | | | | | |
| | 3.10.4 | Wake up by CAN | 60 | | | | | | |
| | 3.10.5 | CAN receive only mode | 61 | | | | | | |
| | 3.10.6 | CAN looping mode | 61 | | | | | | |
| 3.11 | Serial p | peripheral interface (ST SPI standard) | 61 | | | | | | |
| 3.12 | Power | supply fail | 62 | | | | | | |
| | 3.12.1 | VS supply failure | | | | | | | |
| | 3.12.2 | VSREG supply failure | | | | | | | |
| 3.13 | Tempe | rature warning and thermal shutdown | 64 | | | | | | |
| 3.14 | - | outputs HB4,, HB6, HS7 HS15 and HS0 | | | | | | | |



| | 3.15 | Charge | e pump | 66 |
|---|-------|----------|--|-----|
| | 3.16 | Inducti | ive loads | 66 |
| | 3.17 | Open- | load detection | 66 |
| | 3.18 | Overcu | urrent detection | 66 |
| | 3.19 | Short- | circuit current detection | 68 |
| | 3.20 | Currer | nt monitor | 69 |
| | 3.21 | PWM i | mode of the power outputs | 69 |
| | 3.22 | Cross | current protection | 69 |
| | 3.23 | Overcu | urrent recovery mode | 70 |
| | 3.24 | H-brid | ge control | 70 |
| | 3.25 | H-brid | ge driver slew rate control | 71 |
| | 3.26 | Resist | ive low | 72 |
| | 3.27 | Short- | circuit detection/ drain-source monitoring | 73 |
| | 3.28 | H-brid | ge monitoring in OFF mode | 73 |
| | 3.29 | Progra | ammable cross current solution | 76 |
| | 3.30 | Tempe | erature warning and shutdown | |
| | 3.31 | Digital | thermal clusters | |
| 4 | Seria | al perip | oheral interface (SPI) | 79 |
| | 4.1 | ST SP | 임 4.0 | 79 |
| | | 4.1.1 | Physical layer | 80 |
| | 4.2 | Signal | description | 80 |
| | | 4.2.1 | Clock and data characteristics | 80 |
| | | 4.2.2 | Communication protocol | 81 |
| | | 4.2.3 | Address definition | 83 |
| | | 4.2.4 | Protocol failure detection | 88 |
| 5 | Appl | ication | circuit | |
| 6 | SPI F | Registe | ers | |
| | 6.1 | Globa | al status byte (GSB) | 91 |
| | 6.2 | Contro | ol registers overview | 94 |
| | 6.3 | Status | register overview | 97 |
| | 6.4 | Contro | ol registers | 99 |
| | | 6.4.1 | Control register 1 (CR1, 0x26) | 99 |
| | | 6.4.2 | Control register 2 (CR2, 0x27) | 101 |
| | | 6.4.3 | Control register 3 (CR3, 0x2C) | 102 |
| | | 6.4.4 | Control register 4 (CR4, 0x30) | 103 |
| | | 6.4.5 | Control register 5-9 (from CR5 to CR9, [0x32, 0x36]) | 105 |





| | | 6.4.6 | Control register 10 (0x37) | 106 |
|-----|--------|-----------|----------------------------|-----|
| | | 6.4.7 | Control register 11 (0x38) | 107 |
| | | 6.4.8 | Control register 12 (0x39) | 108 |
| | | 6.4.9 | Control register 13 (0x3A) | 109 |
| | | 6.4.10 | Control register 14 (0x3B) | 111 |
| | | 6.4.11 | Control register 15 (0x3C) | 113 |
| | | 6.4.12 | Control register 16 (0x3D) | 116 |
| | | 6.4.13 | Control register 17 (0x3E) | 118 |
| | | 6.4.14 | Control register 18 (0x3F) | 120 |
| | 6.5 | Status | registers | 122 |
| | | 6.5.1 | Status register 1 (0x01) | 122 |
| | | 6.5.2 | Status register 2 (0x02) | 123 |
| | | 6.5.3 | Status register 3 (0x03) | 124 |
| | | 6.5.4 | Status register 4 (0x04) | 125 |
| | | 6.5.5 | Status register 5 (0x05) | 126 |
| | | 6.5.6 | Status register 6 (0x06) | 127 |
| | | 6.5.7 | Status register 7 (0x07) | 128 |
| | | 6.5.8 | Status register 8 (0x08) | 130 |
| 7 | Pack | cage info | ormation | 133 |
| | 7.1 | LQFP-6 | 64 package information | 133 |
| | 7.2 | LQFP-6 | 64 marking information | 136 |
| Rev | rision | historv | | 137 |



List of tables

| Table 1. | Pin function | |
|---------------------|--|------|
| Table 2. | Absolute maximum ratings | |
| Table 3. | ESD protection | 9 |
| Table 4. | Operation junction temperature | 9 |
| Table 5. | Temperature warning and thermal shutdown | 9 |
| Table 6. | Electrical parameters numbering | . 11 |
| Table 7. | Supply, supply monitoring and current consumption | . 12 |
| Table 8. | Oscillator | . 13 |
| Table 9. | Power-on Reset | . 13 |
| Table 10. | Voltage regulator 1 | . 14 |
| Table 11. | Voltage regulator 2 | |
| Table 12. | Reset output | |
| Table 13. | Watchdog | . 16 |
| Table 14. | Current monitor output | |
| Table 15. | Charge pump | |
| Table 16. | Outputs HB4–HB6, HS7–HS15, HS0 | |
| Table 17. | Power outputs switching times. | |
| Table 18. | Output current thresholds | |
| Table 19. | H-bridge driver | |
| Table 20. | Gate drivers for external Power MOSFET switching times | |
| Table 21. | Drain-source monitoring external H-bridge | |
| Table 22. | Open-load monitoring external H-bridge | |
| Table 23. | External interrupts | |
| Table 24. | CAN communication operating range | |
| Table 25. | CAN transmit data input: pin TXDC | |
| Table 26. | CAN receive data output: pin RXDC | |
| Table 27. | CAN transmitter dominant output characteristics | |
| Table 27. | CAN transmitter recessive output characteristics, CAN normal mode | |
| Table 29. | CAN receiver input characteristics during CAN normal mode | |
| Table 30. | CAN receiver input characteristics during CAN low-power mode, biasing inactive | |
| Table 31. | CAN receiver input resistance | |
| Table 31. | CAN transceiver delay | |
| Table 33. | CAN receiver input current | |
| Table 34. | Biasing control timings | |
| Table 35. | LIN transmit data input: pin TXD | |
| | | |
| Table 36. | LIN receive data output: pin RXD | |
| Table 37. Table 38. | · | |
| | LIN transceiver timing | |
| Table 39. | Input: CSN | |
| Table 40. | Inputs: CLK, DI | |
| Table 41. | DI, CLK and CSN timing | |
| Table 42. | Output DO | |
| Table 43. | DO timing | |
| Table 44. | CSN timing | |
| Table 45. | Inputs: DIRH, PWMH, PWM4-5, PWM6, DIR1, DIR2 | |
| Table 46. | Debug input | |
| Table 47. | Interrupt output | |
| Table 48. | Timer 1 and timer 2 values | |
| Table 49. | SGND loss comparator | |
| Table 50. | Wake-up sources | |
| Table 51. | Truth table | |
| Table 52. | Temporary failures conditions | |
| Table 53. | Non recoverable failures conditions | . 56 |





| Table 54. | H-bridge control truth table | |
|-------------------|---|------|
| Table 55. | H-bridge monitoring in off mode | |
| Table 56. | Digital thermal clusters definition | |
| Table 57. | Operation codes | |
| Table 58. | Global status byte | |
| Table 59. | Address definition - device application access | |
| Table 60. | Address definition - device information read access | |
| Table 61. | Address definition - RAM access | |
| Table 62. | Address definition - ROM access | |
| Table 63. | L99DZ320 information register map | . 85 |
| Table 64. | SPI mode registers | |
| Table 65. | Burst read bit | |
| Table 66. | SPI data length | |
| Table 67. | Data consistency check (parity-check) | |
| Table 68. | WD type/timing | |
| Table 69. | WD bit position | |
| Table 70. | Global status byte (GSB) | |
| Table 71. | Global status byte (GSB) description | |
| Table 72. | Global control registers | . 94 |
| Table 73. | Control registers overview | |
| Table 74. | Global status registers | |
| Table 75. | Status registers overview | . 97 |
| Table 76. | Control register 1 | . 99 |
| Table 77. | CR1 signals description | . 99 |
| Table 78. | Control register 2 | |
| Table 79. | CR2 signals description | 101 |
| Table 80. | Control register 3 | 102 |
| Table 81. | CR3 signals description | 102 |
| Table 82. | Control register 4 | 103 |
| Table 83. | CR4 signals description | 103 |
| Table 84. | Control register 5-9 | 105 |
| Table 85. | From CR5 to CR9 signals description | 105 |
| Table 86. | Duty cycle coding for channel PWMx(y) | 106 |
| Table 87. | Control register 10 | 106 |
| Table 88. | CR10 signals description | 106 |
| Table 89. | Control register 11 | 107 |
| Table 90. | CR11 signals description | 107 |
| Table 91. | Control register 12 | 108 |
| Table 92. | CR12 signals description | 108 |
| Table 93. | Control register 13 | 109 |
| Table 94. | CR13 signals description | 109 |
| Table 95. | Control register 14 | .111 |
| Table 96. | CR14 signals description | .111 |
| Table 97. | Control register 15 | .113 |
| Table 98. | CR15 signals description | .113 |
| Table 99. | Control register 16 | .116 |
| Table 100. | CR16 signals description | .116 |
| Table 101. | Control register 17 | .118 |
| | CR17 signals description | |
| | STBY_SEL and GO_STBY bits | |
| | Control register 18 | |
| | CR18 signals description | |
| | Status register 1 | |
| | Status register 1 description | |
| | Status register 2 | |
| | - | |

L99DZ320

List of tables



| Table 109. | Status register 2 description | 123 |
|-------------------|-------------------------------|-----|
| Table 110. | Status register 3 | 124 |
| Table 111. | Status register 3 description | 124 |
| Table 112. | Status register 4 | 125 |
| Table 113. | Status register 4 description | 125 |
| Table 114. | Status register 5 | 126 |
| Table 115. | Status register 5 description | 126 |
| Table 116. | Status register 6 | 127 |
| Table 117. | Status register 6 description | 127 |
| | Status register 7 | |
| Table 119. | Status register 7 description | 128 |
| | Status register 8 | |
| | Status register 8 description | |
| Table 122. | LQFP-64 mechanical data | 134 |
| Table 123. | Document revision history | 137 |



List of figures

| Figure 1. | Block diagram | |
|------------|---|-------|
| Figure 2. | Pin connection (top view) | |
| Figure 3. | LQFP64 printed circuit board | |
| Figure 4. | Watchdog timing | |
| Figure 5. | Watchdog early, late and safe windows | |
| Figure 6. | H-Driver delay times | |
| Figure 7. | IGHxr range (a) | |
| Figure 8. | IGHxf range (b) | |
| Figure 9. | LIN transmit, receive timing | |
| Figure 10. | SPI transfer timing diagram | 41 |
| Figure 11. | SPI input timing | 41 |
| Figure 12. | SPI output timing | |
| Figure 13. | SPI CSN output timing | |
| Figure 14. | SPI - CSN low to high transition and global status bit access | 43 |
| Figure 15. | Voltage regulator behavior and diagnosis during supply voltage ramp-up/ramp-down conditions | 47 |
| Figure 16. | Cyclic monitoring: the external contacts are supplied periodically by the internal timer | 50 |
| Figure 17. | Main operating modes | 52 |
| Figure 18. | Watchdog in normal operating mode (no errors) | 53 |
| Figure 19. | Watchdog with error conditions | 53 |
| Figure 20. | Watchdog in debug mode | 54 |
| Figure 21. | NRESET pin | 56 |
| Figure 22. | Wake-up behavior according to LIN 2.2a | 58 |
| Figure 23. | Transceiver state diagram | 59 |
| Figure 24. | CAN wake-up capabilities | 61 |
| Figure 25. | Thermal shutdown protection and diagnosis | 64 |
| Figure 26. | Charge pump low filtering and startup implementation | 66 |
| Figure 27. | Overcurrent threshold reached during blanking time | 67 |
| Figure 28. | OC threshold reached after blanking time (OC filter time is reduced by the blanking time) | 67 |
| Figure 29. | Half bridges in PWM mode: filter time is t _{FOC PWM} | 68 |
| Figure 30. | Half bridge short-circuit detection in latch mode (overcurrent recovery disabled) and OCR mode (overcurrent | t |
| | recovery enabled) | |
| Figure 31. | Half bridge short-circuit detection in PWM mode: filter time is t _{FSC_PWM} | |
| Figure 32. | Half bridge GSHx slope | |
| Figure 33. | H-bridge diagnosis | |
| Figure 34. | H-bridge off state diagnosis (no open-load detected) | |
| Figure 35. | H-bridge off state diagnosis (open-load detected) | |
| Figure 36. | H-bridge off state diagnosis (short to ground detected) | |
| Figure 37. | H-bridge off state diagnosis (short to Vs detected) | |
| Figure 38. | PWMH cross current protection time implementation | 76 |
| Figure 39. | Digital thermal clusters identification | 78 |
| Figure 40. | SPI pin description | |
| Figure 41. | SPI signal description | 80 |
| Figure 42. | SDI frame | 81 |
| Figure 43. | SDO frame | 82 |
| Figure 44. | Window watchdog operation | 87 |
| Figure 45. | Application circuit | |
| Figure 46. | LQFP-64 package dimension | |
| Figure 47. | LQFP-64 footprint | |
| Figure 48. | LQFP-64 marking information | . 136 |

DS14235 - Rev 5 page 145/146



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS14235 - Rev 5 page 146/146