

Datasheet

Automotive high end front door module with 2 LIN and CAN FD

Features

LQFP100 14x14 mm (exposed pad down)

-
- AEC-Q100 qualified • CAN FD transceiver supporting communication up to 5 Mbit/s (ISO 11898-2/2016 and SAE J2284 compliant) with local failure and bus failure diagnosis
- 2 LIN transceivers ISO 17987-4/2016 compliant
- Advanced lock and fold closing by means of PWM control on HB1-HB6, HB4- HB5, HB20 and HB21
- Advanced short-circuit detection on all the half bridges
- All HS drivers with constant current mode at start-up to drive capacitive loads
- Internal 10-bit PWM timer for each stand-alone high-side driver
- Buffered supply for voltage regulators and 2 high-side drivers (HS15 and HS0/ both P-channel) to supply, for example, external contacts
- Programmable overcurrent recovery function, to drive loads with higher inrush currents as current limitation value (for HB1-HB6, HS7-HS10)
- Flexible HS drivers (HS7-HS19 and HS0), suitable to drive external LED modules with high input capacitance value
- Programmable periodic system wake-up feature
- Complete 9-channel contact monitoring interface, with programmable cyclic sense functionality, one of them also with DIR functionality
- Dedicated debug input pin
- Configurable window watchdog
- STM standard serial peripheral interface (32-bit/ST-SPI 4.0)
- Programmable reset generator for power-on and undervoltage
- Ultra low quiescent current in standby modes
- No electrolytic capacitor required on regulator outputs
- Two 5 V voltage regulators for microcontroller and peripheral supply
- Central two-stage charge pump
- Control block for electrochromic element
- Driver for external MOSFET in high-side configuration with SC protection/ diagnosis and open-load diagnosis
- Motor bridge driver for 4 external MOSFETs, in H-bridge configuration with short-circuit protection/diagnosis and open-load diagnosis

- Diagnostic functions
- Current monitor output for all internal high-side drivers
- Digital thermal clusters
- Device contains temperature warning and protection
- Open-load diagnosis for all the outputs
- Overcurrent protection for all the outputs

Description

The L99DZ380 is a door zone system IC providing electronic control modules with enhanced power management power supply functionality, including various standby modes, as well as CAN FD and 2 identical LIN physical communication layers. The device has two low drop voltage regulators to supply the system microcontroller and external peripheral loads such as sensors and provides enhanced system standby functionality with programmable local and remote wake-up capability. Moreover, the 14 high-side drivers (13 to supply LEDs and 1 to supply bulbs) increase the system integration level; all the high-side drivers support the constant current mode for LED module with high input capacitance. Up to 7 DC motors and 4 external MOS transistors in H-bridge configuration can be driven in PWM mode up to 25 kHz. An additional gate drive can control an external MOSFET in high-side configuration to supply a resistive load connected to GND (for example mirror heater). An electrochromic mirror glass can be controlled using the integrated SPI-driven module in conjunction with an external MOS transistor. All the outputs are SC protected and implement an open-load diagnosis. The ST standard SPI interface (4.0) allows control and diagnosis of the device and enables generic software development.

Figure 1. Block diagram

Figure 2. Pin connection (top view)

Table 1. Pin function

2 Electrical specifications

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the Table 2. Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute maximum ratings

1. L99DZ380 is protected against 5V2 shorted to VS and 5V2 reverse biasing when VSREG is higher than 3.5 V.

2. Values for the absolute maximum DC current through the bond wires. This value does not consider maximum power dissipation or other limits.

Note: 1. All maximum ratings are absolute ratings. Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit.

> *2. Loss of ground or ground shift with externally grounded loads: ESD structures are configured for nominal currents only. If external loads are connected to different grounds, the current load must be limited to this nominal current.*

ST

2.2 ESD protection

Table 3. ESD protection

1. HBM (human body model, 100 pF, 1.5 kΩ) according to AEC-Q100-002.

- *2. HBM with all none zapped pins grounded. HBx (x = 1, …, 6, 20, 21) and HSy (y = 7, ..., 15, 0, 16, …, 19).*
- *3. Indirect ESD Test according to IEC 61000-4-2 (150 pF, 330 Ω) and 'Hardware requirements for LIN, CAN and flexray interfaces in automotive applications' (version 1.3, May 2012).*
- *4. Direct ESD test according to IEC 61000-4-2 (150 pF, 330 Ω) and 'Hardware Requirements for LIN, CAN and Flexray interfaces in automotive applications' (version 1.3, May 2012).*
- *5. Charged device model according to AEC-Q100-011.*

2.3 Thermal data

Table 4. Operation junction temperature

All parameters are guaranteed in the temperature range -40 to 150°C (unless otherwise specified); the device is still operative and functional at higher temperatures (up to 175°C).

- *Note: 1. Parameters limits at higher temperatures than 150°C may change with respect to what is specified as per the standard temperature range.*
	- *2. Device functionality at high temperature is guaranteed by characterization.*

Table 5. Temperature warning and thermal shutdown

1. Non overlapping.

2.3.1 L99DZ380 thermal profiles

Profile 1

Battery voltage: 16 V, ambient temperature start: 85 °C. DC activation:

- V1 charged with 70 mA (68 Ω DC activation)
- V2 charged with 30 mA (120 Ω DC activation)
- HS7: 1 x 10 W bulb (DC activation)
- HS11: 300 $Ω$ resistor (DC activation)
- HS12: 300 $Ω$ resistor (DC activation)
- HS13: 300 $Ω$ resistor (DC activation)
- HS14: 300 Ω resistor (DC activation)

Cyclic activation:

- **HB4–HB5**: 3.3 Ω resistor placed across those outputs
	- 10 activations of lock/unlock (250 ms ON lock; 500 ms wait; 250 ms ON unlock; 500 ms wait).
- **HB5–HB6**: 10 Ω resistor placed across those outputs
	- 10 activations of safe lock/unlock (250 ms ON lock; 500 ms wait; 250 ms ON unlock; 500 ms wait).

Test execution:

Once thermal equilibrium is reached with all DC load active, the "Cyclic activation" sequence is applied.

The device operates always without triggering the thermal warning threshold.

Profile 2

Battery voltage: 16 V, ambient temperature start: 85 °C. DC activation:

- V1 charged with 70 mA (68 Ω DC activation)
- V2 charged with 30 mA (120 Ω DC activation)
- HS7: 1 x 10 W bulb (DC activation)
- HS11: 300 $Ω$ resistor (DC activation)
- HS12: 300 $Ω$ resistor (DC activation)
- HS13: 300 $Ω$ resistor (DC activation)
- HS14: 300 $Ω$ resistor (DC activation)
- HS16: 300 Ω resistor (DC activation)
- HS17: 300 $Ω$ resistor (DC activation)
- HS18: 300 $Ω$ resistor (DC activation)
- HS19: 300 $Ω$ resistor (DC activation)

Cyclic activation:

- **HB1–HB6**: 10 Ω resistor placed across those outputs
	- 2 activations of fold/unfold. (3 s fold; 1 s wait; 3 s unfold; 1 s wait)
- **HB20–HB5**: 10 Ω resistor placed across those outputs
	- 2 activations of soft door in/out. (1 s ON; 3 s wait; 1 s ON; 3 s wait)

Test execution:

Once thermal equilibrium is reached with all DC load active, the "Cyclic activation" sequence is applied. The device operates always without triggering the thermal warning threshold.

Profile 3

Battery voltage: 16 V, ambient temperature start: 85°C. DC activation:

- V1 charged with 70 mA (68 Ω DC activation)
- V2 charged with 30 mA (120 Ω DC activation)
- HS7: 1 x10 W bulb (DC activation)
- HS8: 100 $Ω$ resistor (DC activation)
- HS11: 300 $Ω$ resistor (DC activation)
- HS12: 300 Ω resistor (DC activation)
- HS13: 300 Ω resistor (DC activation)
- HS14: 300 $Ω$ resistor (DC activation)

Cyclic activation:

- **HB5–HB21**: 10 Ω resistor placed across those outputs
	- 5 activations of door handle in/out. (1 s ON; 5 s wait; 1 s OFF; 5 s wait)
	- T_{ON} PWM: 20 kHz

Test execution:

Once thermal equilibrium is reached with all DC load active, the "Cyclic activation" sequence is applied. The device operates always without triggering the thermal warning threshold.

2.4 Electrical characteristics

For an efficient and easy tracking, numbering has been added to each electrical parameter.

Device features are split into categories (see [Table 3. ESD protection,](#page-9-0) [Table 4. Operation junction temperature](#page-9-0) and [Table 5. Temperature warning and thermal shutdown](#page-9-0)) and each of them is represented by a letter (such as A, B, C); all parameters are completely identified by a letter and a three-digit number (for example B.125, C.096) for their whole lifetime.

New inserted parameters continue with the numbering of the related category, no matter of where they are placed.

To facilitate insertion, the last number inserted for each category is also reported in the second column of the table.

Table 6. Electrical parameters numbering

Due to these rules and taking into account that deleted parameter numbers are no more reassigned, numbering inside each category may not be sequential.

Note: For all the parameters described as "Tested by scan", the related timings are specified by design and have been measured in lab.

2.4.1 Supply, supply monitoring and current consumption

All SPI communication, logic and oscillator parameters are working down to V_{SREG} = 3.5 V and parameters are as specified in the respective chapters.

- SPI thresholds
- Oscillator frequency (delay times correctly elapsed)
- Internal register status correctly kept (reset at default values for $V_S < V_{POR}$)
- Reset threshold correctly detected

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 6 V < V_S < 28 V, 6 V < V_{SREG} < 28 V, T_J = -40°C to 150°C, unless otherwise specified.

Table 7. Supply monitoring and current consumption

1. Conditions for specified current consumption:

• VLIN > (VS -1.5 V)

• (CAN_H - CAN_L) < 0.4 V or (CAN_H - CAN_L) > 1.2 V

- *• VWU < 1 V or VWU > (VS 1.5 V)*
- *• LIN wake-up is possible*
- *2. Parameter specified by design, not tested in production.*

2.4.2 Oscillator

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 6 V < V_S < 28 V, 6 V < V_{SREG} < 28 V, T_J = -40 °C to 150 °C, unless otherwise specified.

Table 8. Oscillator

1. 1 MHz clock is used in standby mode for low quiescent requirements; 16 MHz clock is used in active mode.

2.4.3 Power-on Reset (V_{SREG})

All outputs open; $T_J = -40$ °C to 150 °C, unless otherwise specified.

Table 9. Power-on Reset

1. This threshold is valid if VSREG has already reached VPOR_R(max) previously.

2.4.4 Voltage regulator V1

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. $4.5 < V_S < 28$ V, 4.5 V < $V_{SREG} < 28$ V, $T_J = -40$ °C to 150 °C, unless otherwise specified.

Table 10. Voltage regulator 1

1. Specified by design, not tested in production.

2. Nominal capacitor value required for stability of the regulator. Tested with 1 μF ceramic (±20%). Capacitor must be located close to the regulator output pin. A 2.2 μF capacitor value is recommended to minimize the DPI stress in the application.

3. In active mode, V1 regulator is switched to high accuracy mode. Below the ICMP threshold, regulator switches in any case to nominal accuracy mode (same behavior applies also in case of high current).

2.4.5 Voltage regulator V2

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 4.5 V < V_S < 28 V, 4.5 V < V_{SREG} < 28 V, T_J = -40 °C to 150 °C, unless otherwise specified.

Table 11. Voltage regulator 2

1. Specified by design, not tested in production.

2. Nominal capacitor value required for stability of the regulator. Tested with 1 µF ceramic (±20%). Capacitor must be located close to the regulator output pin. A 2.2 µF capacitor value is recommended to minimize the DPI stress in the application.

2.4.6 Reset output

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. $4 V \leq V_S \leq 28 V$, $4 V \leq V_{SREG} \leq 28 V$, $T_J = -40$ to 150°C, unless otherwise specified.

Table 12. Reset output

2.4.7 Watchdog

(see also [Section 3.6: Configurable window watchdog\)](#page-57-0)

4.5 V < V_S < 28 V, 4.5 V < V_{SREG} < 28 V, T_J = -40 °C to 150 °C, unless otherwise specified.

Table 13. Watchdog

Figure 3. Watchdog timing

Mis s ing µC trigger s ignal

Figure 4. Watchdog early, late and safe windows

2.4.8 Current monitor output

S77

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. $6 V < V_S < 28 V$, $6 V < V_{SREG} < 28 V$, $T_J = -40 °C$ to 150 °C, unless otherwise specified.

Table 14. Current monitor output

L99DZ380

*1. FS (full scale) = IHB(HS)max * ICMr_typ.*

2. Parameter is specified by design, not tested in production.

2.4.9 Charge pump

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 6 V < V_S < 28 V, T_J = -40 °C to 150 °C, unless otherwise specified.

Table 15. Charge pump

1. I_{CP} is the minimum current the device can provide to an external circuit without V_{CP} going below V_s + 10 V.

2. ICPlim is the maximum current, which flows out of the device in case of a short to VS.

2.4.10 Outputs HB1-HB6, HB20, HB21, HS7-HS19, HS0, ECV, ECDR

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 6 V ≤ V_S ≤ 18 V, all outputs open, T_J = -40 °C to 150 °C, unless otherwise specified.

Table 16. Outputs HB1–HB6, HB20, HB21, HS7–HS19, HS0, ECV, ECDR

1. Negative value: leakage internally sink from driver output pin to internal IC ground. Positive value: leakage sourced from internal driver output pin to external ground.

2.4.11 Power outputs switching times

Symbol Parameter Test condition Min. Typ. Max. Unit Items t_{d} ON H Output delay time high-side driver on HS7 low resistance $V_S = 13.5 V^{(1)(2)}$ $V_S = 13.5 V^{(1)(2)}$ $V_S = 13.5 V^{(1)(2)}$ See [Figure 12. SPI CSN output timing](#page-48-0) 5.5 77.5 µs D.099 Output delay time high-side driver on Output delay time high-slue driver on See Figure 12. SPT CSN output timing $\begin{vmatrix} 15 & 35 & 60 \\ 15 & 5 \end{vmatrix}$ $\begin{vmatrix} 60 & \mu s & \mu s \end{vmatrix}$ D.100 t_{d OFF H} Output delay time high-side driver off HS7 low resistance $V_S = 13.5 V^{(1)(2)}$ $V_S = 13.5 V^{(1)(2)}$ $V_S = 13.5 V^{(1)(2)}$ See [Figure 12. SPI CSN output timing](#page-48-0) $7 | 150 | 300 | \text{µs} | D.101$ Output delay time high-side driver off Output delay time high-side driver on See Figure 12. SPT CSN output timing $9 \mid 18 \mid 45 \mid \mu s \mid D.102$ t_d ON H Output delay time high-side driver on (HB1,HB6, HB21) V_S = 13.5 $V^{(2)}$ $V^{(2)}$ $V^{(2)}$ corresponding high-side driver is not active; Rload = 16 Ω (from CSN 50% to OUT 20%) 0.05 5 μs D.029 t_{d OFF H} Output delay time high-side driver off (HB1,HB6, HB21) V_S = 13.5 $V^{(2)}$ $V^{(2)}$ $V^{(2)}$ Rload = 16 Ω (from CSN 50% to OUT 80%) 0.05 7 us D.031 t_d ON L Output delay time low-side driver on (HB1,HB6, HB21) V_S = 13.5 $V^{(2)}$ $V^{(2)}$ $V^{(2)}$ corresponding high-side driver is not active 3 Rload = 16Ω (from CSN 50% to OUT 80%) 0.05 3 us D.035 t_{d OFF L} Output delay time low-side driver off (HB1,HB6, HB21) V_S = 13.5 $V^{(1)}$ $V^{(1)}$ $V^{(1)}$ corresponding high-side driver is not active 1 (from CSN 50% to OUT 20%) 0.05 3 μs D.036 t_{d} ON H Output delay time high-side driver on (HB2,HB3) V_S = 13.5 $V^{(2)}$ $V^{(2)}$ $V^{(2)}$ corresponding high-side driver is not active; (from CSN 50% to OUT 20%) 5.5 77.5 μ s D.103

Table 17. Power outputs switching times

1. Rload = 16 Ω at HB1, HB6, HB21, and HS7 in low on-resistance mode.

2. Rload = 128 Ω at HB2, HB3, HS8, HS9, HS10, HS11, HS12, HS13, HS14, HS15, HS16, HS17, HS18, HS19, HS0, ECV and HS7 in high on-resistance mode.

- *3. Rload = 4 Ω at HB4,HB5.*
- *4. Slope dVOUT/dt is measured between 20% and 80% of the final output voltage value.*
- *5. Parameter specified by design, not tested in production.*

2.4.12 Output current thresholds

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. 6 V < V_S < 28 V; 6 V < V_{SREG} < 28 V; T」= -40 °C to 150 °C, unless otherwise specified.

Table 18. Output current thresholds

L99DZ380

 $\sqrt{1}$

1. Parameter specified by design, not tested in production.

2. IOLD parameters, in the range 8 V to 16 V, are specified by design and evaluated by characterization. Production testing is done at 13.5 V.

2.4.13 Heater

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. 6 V < V_S < 28 V, T_J = -40 °C to 150 °C, unless otherwise specified.

Table 19. Heater

2.4.14 H-bridge driver

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. 6 V < V_S < 28 V, 6 V < V_{SREG} < 28 V, T_J = -40 °C to 150 °C, unless otherwise specified.

Table 20. H-bridge driver

2.4.15 Gate drivers for the external Power MOSFET switching times

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. 6 V < V_S < 28 V; 6 V < V_{SREG} < 28 V; T」= -40 °C to 150 °C, unless otherwise specified.

Table 21. Gate drivers for external Power MOSFET switching times

1. Without cross-current protection time tCCP.

2. Specified by design, not tested in production.

Figure 5. H-Driver delay times

Figure 6. IGHxr range (a)

Figure 7. IGHxf range (b)

ST

2.4.16 Drain-source monitoring external H-bridge

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 V < V_S < 28 V$, $6 V < V_{SREG} < 28 V$, $T_J = -40$ to 150°C, unless otherwise specified.

Table 22. Drain-source monitoring external H-bridge

2.4.17 Drain-source monitoring external heater Power MOSFET

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 V < V_S < 28 V$, $6 V < V_{SREG} < 28 V$, $T_J = -40$ to 150°C, unless otherwise specified.

Table 23. Drain-source monitoring external heater Power MOSFET

2.4.18 Open-load monitoring external H-bridge

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 V < V_S < 28 V$, $6 V < V_{SREG} < 28 V$, $T_J = -40$ to 150°C, unless otherwise specified.

Table 24. Open-load monitoring external H-bridge

2.4.19 Open-load monitoring external heater Power MOSFET

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 V < V_S < 28 V$, $6 V < V_{SREG} < 28 V$, $T_J = -40$ to 150°C, unless otherwise specified.

Table 25. Open-load monitoring external heater Power MOSFET

2.4.20 Electrochrome mirror driver

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 6 V < V_S < 28 V, 6 V < V_{SREG} < 28 V, T_J = -40 to 150°C, unless otherwise specified.

Table 26. Electrochrome mirror driver

1. Bit ECV_HV = '1' or '0': ECV voltage, where II_{ECDR} can change sign.

- *2. 1 LSB (least significant bit) = 23.8m Vtyp.*
- 3. *0000 DAC code is not included in DNL_{ECV}* test.
- *4. Vtarget is set by bits EC_[5:0] and bit ECV_HV; tested for each individual bit.*

2.4.21 External interrupts (EI1, DIR1/EI2,EI3 .. EI9)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V < $V_{\rm SREG}$ < 28 V, T $_{\rm J}$ = -40 to 150°C, unless otherwise specified.

Table 27. External interrupts

1. Specified by design, not tested in production.

2.4.22 CAN FD transceiver

ISO 11898-2:2016 compliant.

SAE J2284 compliant.

The voltages are referred to GND and currents are assumed positive when the current flows into the pin. 6 V < V_{SREG} < 18 V, 4.8 V < V_{cansup.} < 5.2 V, T_J = -40°C to 150°C, unless otherwise specified. $-12 V ≤ (CANH + CANL)/2 ≤ 12 V.$

Table 28. CAN communication operating range

1. At VSREG < VSREG_Tranmitter(min) the transceiver shall enter high impedance state.

2. The bit time TBIT is the nominal bit time at a given bit rate (TBIT = 1/BR). For example: at BR = 2 Mb/s => TBIT = 500 ns.
Table 29. CAN transmit data input: pin TXDC

Table 30. CAN receive data output: pin RXDC

1. Specified by design, not tested in production.

Table 31. CAN transmitter dominant output characteristics

1. VS at device pin after reverse battery protection, while application is supplied with 6 V. Operating condition has to be adapted, if a higher voltage drop occurs in the application.

2. If it is an external pin, it should be supplied externally.

3. Measurement equipment input load < 20 pF, > 1 MΩ, guaranteed by E.017, E.018, E.021, E.022, E.045, E.046 measurements.

Note: CAN normal mode: tested in TRX ready state while the device is in active mode.

 0.5 0.9 V E.035

 -5 0.5 V E.104

E.034

 $E.103$

V_{THrec}

recessive state

 $12 V \leq V_{CANH} \leq 12 V$, -12 V \leq V_{CANL} \leq 12 V

 -12 V \leq V_{CANH} \leq 12 V, -12 V \leq V_{CANL} \leq 12 V

Table 33. CAN receiver input characteristics during CAN normal mode

Note: CAN normal mode: tested in TRX ready state while the device is in active mode.

Differential receiver threshold voltage dominant to

Vrec_range Differential recessive input level voltage range

Table 34. CAN receiver input characteristics during CAN low-power mode, biasing inactive

Note: CAN low-power mode, biasing inactive: tested in CAN TRX STDBY (bias off) state while the device is in active mode, V1_Standby mode and VBAT_Standby mode.

1. Voltage range is taken from ISO CD 16845-2 (high speed medium access unit - conformance test plan).

2. Parameter specified by design, not tested in production.

Note: CAN normal and low-power mode, biasing active: tested in CAN TRX normal and CAN TRX STDBY (bias on) state while the device is in active and V1_Standby mode.

Table 36. CAN transceiver delay

L99DZ380

Electrical specifications

1. TBit(RXD) for the highest supported data rate has to be specified (1 Mb/s, 2 Mb/s, 5 Mb/s).

2. At the expiration of this filter time a flag is set.

3. Time starts with the end of last dominant phase of the WUP.

STI

Table 37. CAN receiver input current

1. Vs not floating.

2. Related to the external supply pin of the CAN-transceiver. If the transceiver supply is generated entirely inside the device the parameter is measured with respect to the supply of the device.

3. Related to the external supply pin of the CAN-transceiver. If the transceiver supply is generated entirely inside the device the parameter is measured with respect to the supply of the device; if the transceiver is supplied by its own supply pin, this pin has to fulfill this specification as well as the supply that is used to generate the transceiver voltage in case it is on the same device.

Note: The leakage currents have to be measured with the supply of the CAN-transceiver connected to ground either directly or via 47 kΩ. If the CAN-transceiver supply is generated by the device from VS, VS has to be connected to ground. If the CAN-transceiver is supplied by another device, the supply of the CAN-transceiver has to be *connected to ground.*

Table 38. Biasing control timings

2.4.23 LIN transceiver

LIN ISO 17987-4:2016 compliant for data rates up to 20 kBit/s

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V < V_{SREG} < 18 V, T_J = -40 °C to 150 °C unless otherwise specified.

Table 39. LIN transmit data input: pin TXD

Table 40. LIN receive data output: pin RXD

Table 41. LIN transmitter and receiver: pin LIN

1. Slave mode.

2. Specified by design, not tested in production.

Figure 8. LIN transmit, receive timing

2.4.24 SPI

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 6 V < V $_{\text{SREG}}$ < 18 V, all outputs open, T_J = -40 °C to 150 °C, unless otherwise specified.

Table 43. Input: CSN

Table 44. Inputs: CLK, DI

1. Parameter specified by design, not tested in production.

Table 45. DI, CLK and CSN timing

1. Parameter specified by design, not tested in production.

See also [Figure 10. SPI input timing.](#page-46-0)

Table 46. Output DO

1. Parameter specified by design, not tested in production.

Table 47. DO timing

1. Parameter is specified by design, not tested in production.

See [Figure 11. SPI output timing.](#page-47-0)

Table 48. CSN timing

1. Parameter is specified by design, not tested in production.

The SPI can be driven by a microcontroller with its SPI peripheral running in the following mode: CPOL = 0 and $CPHA = 0.$

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

Figure 10. SPI input timing

Figure 12. SPI CSN output timing

Figure 13. SPI - CSN low to high transition and global status bit access

2.4.25 Inputs DIRH, PWMH, PWM4-5, PWM1-6, PWM20, PWM21, DIR1, DIR2

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 6 V ≤ V_{SREG} ≤ 18 V, T_J = -40°C to 150°C.

Table 49. Inputs: DIRH, PWMH, PWM4-5, PWM1-6, 6, PWM20, PWM21, DIR1, DIR2

2.4.26 Debug input pin

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 6 V ≤ V_{SREG} ≤ 18 V, T_J = -40°C to 150°C.

Table 50. Debug input

2.4.27 Interrupt output

The voltages are referred to ground, and currents are assumed positive, when the current flows into the pin. 6 V ≤ V_{SREG} ≤ 18 V, T_J = -40 °C to 150 °C.

Table 51. Interrupt output

2.4.28 Timer1 and Timer2

6 V \leq V_{SREG} \leq 18 V, T_J = -40°C to 150°C.

Table 52. Timer 1 and timer 2 values

2.4.29 SGND loss comparator

T_J = -40 °C to 150 °C, unless otherwise specified.

Table 53. SGND loss comparator

3 Functional description

3.1 Supply VS, VSREG

VSREG supplies voltage regulators V1 and V2, all internal regulated voltages for analog and digital functionality, LIN, CAN, the EC control block and two of P-channel high-side switches (HS15 and HS0).

All other high-sides and the charge pump are supplied by VS. In case of VSREG pin disconnected, all power devices connected to VS are automatically switched off.

Filtering capacitors on VS and VSREG lines must be dimensioned to ensure transient slopes < 100 mV/us.

3.2 Voltage regulators

The L99DZ380 contains two fully protected low drop voltage regulators, which are designed for very fast transient response and do not require electrolytic output capacitors for stability.

3.2.1 Voltage regulator V1

The V1 voltage regulator provides 5 V supply voltage and up to 250 mA continuous load current to supply the system microcontroller and the integrated CAN transceiver. The V1 regulator is embedded in the power management and fail-safe functionality of the device and operates according to the selected operating mode. The V1 voltage regulator is supplied by pin V_{SREG} .

In addition, the V1 regulator supplies the device internal loads. The voltage regulator is protected against overload and overtemperature. An external reverse current protection has to be provided by the application circuitry to prevent the input capacitor from being discharged by negative transients or low input voltage. Current limitation of the regulator ensures fast charge of external bypass capacitors. The output voltage is stable for ceramic load capacitors ≥ 1 µF.

In case the device temperature exceeds the TSD1 threshold the V1 regulator remains on. Hence, the microcontroller has the possibility for interaction or error logging. If the chip temperature exceeds TSD2 threshold (TSD2 > TSD1), V1 is deactivated and all wake-up sources (CAN, LIN1, LIN2, EI1, EI2, EI3, .., EI9 and timer) are disabled. After t_{TSD} , the voltage regulator restarts automatically. If the restart fails 7 times within one minute the L99DZ380 enters the forced VBAT-standby mode. The status bit Forced_Sleep_TSD2_V1SC is set.

3.2.2 Voltage regulator V2

The voltage regulator V2 is supplied by pin VSREG and can supply additional 5 V loads such as sensors or potentiometers.

V2 is a tracker of the V1 voltage regulator.

Voltage Regulator V2 is tracker of V1 regulator. i.e. provides a 5V output that tracks the V1 regulator output voltage with ΔVo (C.038) accuracy

Load current of V2 can be up to 50 mA.

The V2 regulator is protected against:

- overload
- **overtemperature**
- short-circuit (short to ground and battery supply voltage)
- reverse biasing

3.2.3 Voltage regulator failure

The V1 and V2 regulator output voltages are monitored.

In case of a drop below the V1, V2 fail thresholds (V1,2 < V1,2_{fail}, for t > t_{V1,2fail}), the failure bits V1FAIL, V2FAIL (SR7) are latched. The fail bits can be cleared by a dedicated SPI command.

3.2.4 Short to ground detection

At turn on of the V1 and V2 regulators, a short to GND condition is detected by monitoring the regulator output voltage.

If V1 (V2) is below the V_{1fail} (V_{2fail}) threshold for t > t_{V1short} (t > t_{V2short}) after turn on, the L99DZ380 identifies a short-circuit condition at the related regulator output and the regulator is switched off.

In the case of V1 short to GND, the device enters VBAT-standby mode automatically.

Bits FORCED_SLEEP_TSD2_V1SC (SR8) and V1FAIL (SR7) are set.

In the case of a V2 short to GND failure, the V2SC (SR7) and V1FAIL (SR7) bits are set.

Once the output voltage of the corresponding regulator V1 (V2) has exceeded the V_{1fail} (V_{2fail}) threshold, the short to ground detection is disabled. In case of a short to ground condition, the regulator is switched off due to thermal shutdown. V1 is switched off at TSD2, V2 is switched off at TSD1.

3.2.5 Voltage regulator behavior

3.3 Operating modes

L99DZ380 can be operated in 4 different operating modes:

- Active
- Debug
- V1_Standby
- VBAT Standby

3.3.1 Active mode

All functions are available, and the device is controlled by SPI.

3.3.2 Debug mode

To allow software debugging, the watchdog can be deactivated by applying an external voltage to the DEBUG input pin $(V_{\text{deluq}} > V_{\text{diff}})$.

In debug mode, all device functionality is available, including CAN, which is enabled by default. The watchdog is deactivated.

At exit from debug mode ($V_{\text{delay}} < V_{\text{dil}}$) the watchdog starts with a long open window.

3.3.3 V1_Standby mode

The transition from active mode to V1_Standby mode is controlled by SPI.

To supply the microcontroller in a low-power mode, the V1 voltage regulator remains active.

After the V1 standby command (CSN low to high transition), the device enters V1_Standby mode immediately and the watchdog starts a long open window (t_{LW}) . The watchdog is deactivated as soon as the V1 load current drops below the I_{cmp} threshold (Iv1 < I_{cmp}).

The V1 load current monitoring can be deactivated by setting ICMP = 1. In this configuration, the watchdog is deactivated upon transition into V1_Standby mode without monitoring the V1 load current.

Writing ICMP (CR2) = 1 is only possible with the first SPI command after setting ICMP_CONFIG_EN (CR1) = 1. The ICMP_CONFIG_EN bit is reset to '0' automatically with the next SPI command.

Power outputs (except HS15 & HS0), as well as the LIN and CAN transmitters are switched off in V1_Standby mode.

HS15 and HS0 remain in the configuration programmed before the standby command in order to enable (cyclic) supply of external contacts.

Note: Before going to V1_Standby mode, the OL_H1L2, OL_H2L1 and GH_OL_EN bits in control register 12 must be set to 0 to achieve the specified current consumption.

3.3.4 Interrupt

The interrupt signal (linked to RXDL/NINT internally) indicates a wake-up event from V1_Standby mode. This is the only mode in which the pin is configured as NINT, otherwise it works as RXDL. In case of a wake-up by wakeup inputs, valid wake-up frames on LIN or CAN, (activity on LIN or CAN), SPI access or timer interrupt, the NINT pin is pulled low for 56 μs, after a reaction time $t_{\text{int} \text{ react}}$ from the related wake-up event.

In case of increasing V1 load current during V1_Standby mode (I_{v1} > I_{cmp}), the device remains in standby mode and the watchdog starts with a long open window. No interrupt signal is generated.

3.3.5 VBAT_Standby mode

The transition from active mode to VBAT_Standby mode is initiated by an SPI command.

In VBAT_Standby mode, the voltage regulators V1 and V2, the power outputs (except HS15 and HS0) as well as LIN and CAN transmitters are switched off. An NReset pulse is generated upon wake-up from VBAT_Standby mode.

Note: Before going to VBAT_Standby mode, the OL_H1L2, OL_H2L1 and GH_OL_EN bits in control register 12 must be set to 0 to achieve the specified current consumption.

3.4 Wake-up from standby modes

A wake-up from standby mode switches the device to active mode. This can be initiated by one or more of the following events:

Table 54. Wake-up sources

To prevent the system from a deadlock condition (no wake-up from standby possible) a configuration where the wake-up by LIN and HS CAN are both disabled, is not allowed. All wake-up sources are configured to default values in case of such invalid setting. The SPI error bit (SPIE) in the global status register is set.

3.4.1 External interrupts

L99DZ380 has 9 external interrupts EIx (x = 1, 2, ... , 9) that can be used as wake-up sources. Each external interrupt input is sensitive to any level transition (positive and negative edge) and can be configured for static or cyclic monitoring of the input voltage level by the suitable setting of the EIx_FILT_0 and EIx_FILT_1 bits ($x = 1$, 2, ... , 9) which allows to choose the monitoring among static, cyclic with timer1 or cyclic with timer2.

When the configuration of a timer is changed, the timer is automatically restarted using the new configuration.

For static contact monitoring, a filter time of t_{wu_stat} is implemented. The filter is started when the input voltage passes the specified threshold V_{wuth}. External interrupt status bit is set only if this threshold is passed for more than t_{wu _stat (EI1_STATE and EI2_STATE in SR4; EIy_STATE with y=3,.. , 9 in SR3).

Cyclic contact monitoring allows instead the periodical (not threshold dependent) activation of the external interrupt input to read the status of the external contact. The periodical activations are driven by timer1 or timer2 whose settings (on time and period) can be configured through CR17 (8...13) and (16...21) bits. The input signal is filtered with a filter time of t_{WU} cyc after a delay (80% of the configured timer on time). An external interrupt is processed if the status has changed versus the previous cycle, therefore the external interrupt status bit (SR3 and SR4) is set only if the status during the consecutive on time is different, after configuring the delay and t_{WU} cvc.

The buffered output HS0 can be used to supply the external contacts with the timer setting according to the cyclic monitoring of the external interrupt input.

Figure 15. Cyclic monitoring: the external contacts are supplied periodically by the internal timer

Module external contacts

In standby mode, the inputs are configurable with an internal pull-up or pull-down current source according to the setup of the external contact. Moreover, in the case of cyclic sensing, an internal pull-down resistor (R_{WU act}) is periodically activated on each rising edge of the TIMER_ON.

 $R_{WU\,act}$ is activated also for static wakeup, but in this case it occurs just after the external interrupt request, keeping this condition for at least the filter time t_{wu stat (or more, if the EI is valid and the device enters in active mode).

In active mode the inputs have in fact only the internal pull-down resistor and the input status can be read by SPI. Static sense should be configured before the read operation has started in order to reflect the actual input level. As the DIR1 EN enable bit, in CR1 (0x26), is set to 1 by default, the DIR1/EI2 pin is a low voltage direct driving of HS0. Threshold is set in this case at 1.5 V.

3.5 Functional overview (truth table)

Table 55. Truth table

1. Supply the processor in low current mode.

2. According to SPI setting.

3. Unless disabled by SPI.

4. The bus state is internally stored when going to standby mode. A change of bus state leads to a wake-up after exceeding the internal filter time (if wake-up by LIN or CAN is not disabled by SPI).

5. After power on, the CAN FD transceiver is in 'CAN Trx Standby' Mode. It is activated by SPI command (CAN_ACT = 1).

6. ON, if it is enabled at least one of the following: cyclic sense, HS15, HS0, V2.

7. Cyclic activation = pulsed ON during cyclic sense.

3.6 Configurable window watchdog

During normal operation, the watchdog monitors the microcontroller within a programmable trigger cycle.

After power-on or standby mode, the watchdog starts with a timeout (long open window t_{LW}). The timeout allows the microcontroller to run its own setup and then to start the window watchdog by setting TRIG = 1. Subsequently, the microcontroller has to serve the watchdog by alternating the watchdog trigger bit within the safe trigger area Tswx. The trigger time is configurable by SPI.

A correct watchdog trigger signal immediately starts the next cycle.

After 8 watchdog failures in sequence, the V1 regulator is switched off for tv1off. After 7 additional watchdog failures the V1 regulator is turned off permanently and the device goes into forced VBAT_Standby mode. The status bit FORCED_SLEEP_WD (SR 8) is set. A wake-up is possible by any activated wake-up source.

In case of a watchdog failure, the power outputs and V2 are switched off and the device enters fail-safe mode. All control registers are set to their failsafe values.

The following diagrams illustrate the watchdog behavior of the device. The diagrams are split in 3 parts. The first diagram shows the functional behavior of the watchdog without any error. The second diagram covers the behavior covering all the error conditions, which can affect the watchdog behavior. The third diagram shows the transition in and out of debug mode. All 3 diagrams can be overlapped to get all the possible state transitions under all circumstances. For a better readability, they were split in normal operating, with errors and debug mode.

Note: Whenever the device is operated without servicing the mandatory watchdog trigger events, a sequence of 15 consecutive reset events is performed and the device enters the Forced_Vbat_Stby mode with the bit FORCED_SLEEP_WD in SR8 set. If the device is woken up after such a forced VBAT_Standby condition and the watchdog is still not serviced, the device, after one long open watchdog window reenters the same Forced_Vbat_Stby mode until the next wake-up event. In this case, an additional watchdog failure is generated, but the fail counter is not cleared, keeping the maximum number of 15 failures. This sequence is repeated until a valid watchdog trigger event is performed by writing TRIG = 1.

3.6.1 Change watchdog timing

The watchdog trigger time can be configured by setting the WD_TIME (CR 17) bit. Writing to these bits is only possible with the first SPI command after setting WD_CONFIG_EN = 1. The WD_CONFIG_EN bit is reset to 0 automatically with the next SPI command.

When FAIL_SAFE is active these SPI registers are not accessible and therefore in this case first the FAIL_SAFE status needs to be cleared. In case of WD_FAIL, the clear is performed by trigging in long open window. When a new configuration has been programmed, the watchdog continues behaving with the old configuration until the next trig event.

The new value of WD_TIME is loaded in the watchdog module on the next trig event after the SPI configuration. The following WD cycle uses the new programmed value.

3.7 Fail-safe mode

3.7.1 Temporary failures

L99DZ380 enters fail-safe mode in case of:

- Watchdog failure
- V1 failure (V1 < V_{rth} for t > t_{V1FS})
- Thermal shutdown TSD2

The fail-safe functionality is also available in V1_Standby mode. During V1_Standby mode the fail-safe mode is entered in the following cases:

- V1 failure (V1 < V_{rth} for t > t_{V1FS})
- Watchdog failure (if watchdog still running due to Iv1 > Icmp)
- Thermal shutdown TSD2

In fail-safe mode the device returns to a fail-safe state. The fail-safe condition is indicated to the system in the global status byte. The conditions during fail-safe mode are:

- All outputs are turned off
- All control registers are set to default values
- Write operations to control registers are blocked until the fail-safe condition is cleared (see table below). Only the following bits are not write protected:
	- CR18 (0x3F):
		- TRIG
		- CAN_ACT
	- CR17 (0x3E):
		- Timer settings (bits 8...23)
	- CR14 (0x3B):
		- HS15_x (bits 8…11)
		- HS0_x (bits 12…15)
	- CR5 (0x32) to CR10 (0x37)
		- PWM frequency and duty cycles
		- CR1 (0x26)
			- **TRIG**
				- $V2_0$
				- $V2₁$
- LIN transmitter remains on
- Corresponding failure bits in status registers are set
- FS bit (bit 0 global status byte) is set

In fail-safe mode the device returns to a fail-safe state until the fail-safe condition is removed and the fail-safe was read by SPI. Depending on the root cause of the fail-safe operation, the actions to exit fail-safe mode are as shown in the following table.

Table 56. Temporary failures conditions

1. Bit SR8/V1UV is set for t > tuv1 (16 µs). Fail-safe bit GSR/FS is set only after tRD (NRESET low pulse).

2. If V1 < V1fail (for t > tv1fail). The fail-safe bit is located in the global status register.

3.7.2 Non-recoverable failures - entering force VBAT standby mode

If the fail-safe condition persists and all attempts to return to normal system operation fail, the L99DZ380 enters the forced VBAT standby mode in order to prevent damage to the system. The forced VBAT standby mode can be terminated by any wake-up source. The root cause of the forced VBAT standby mode is indicated in the SPI status registers.

In forced VBAT standby mode, all control registers are set to power on default. The forced VBAT standby mode is entered in case of:

- Multiple watchdog failures: FORCED_SLEEP_WD = 1 (15x watchdog failure)
- Multiple thermal shutdown 2: FORCED_SLEEP_TSD2_V1SC = 1 (7x TSD2)
- V1 short at turn on (V1 < V1fail for t > t_{V1shot}): FORCED_SLEEP_TSD2_V1SC (SR8) = 1
- Loss of ground: SGNDLOSS (SR3) = 1

Table 57. Non recoverable failures conditions

3.8 Reset output

If V1 is turned on and the voltage exceeds the V1 reset threshold, the reset output "NRESET" is pulled up by the internal pull-up resistor to V1 voltage after a reset delay time (t_{RD}) . This is necessary for a defined start of the microcontroller when the application is switched on. Since the NRESET output is realized as an open drain output, it is also possible to connect an external NRESET open drain NRESET source to the output. As soon as the NRESET is released, the watchdog timing starts with a long open window.

A reset pulse is generated in case of:

- V1 drops below Vrth (configurable by SPI) for $t > t_{uv1}$
- Watchdog failure

After turning on the V1 regulator (V_{SREG} power on or wake-up from VBAT Standby mode), NReset is kept low for $t_{\rm RD}$ in order to keep the microcontroller in reset until supply voltage is stable.

3.9 LIN bus interface

3.9.1 Features

- 2 LIN ISO 17987-4/2016 compliant transceiver
- Meets hardware requirements for transceivers (version 1.3)
- Data rate up to 20 kbit/s
- GND disconnection fail-safe at module level
- Off mode: does not disturb network
- GND shift operation at system level
- Microcontroller interface with CMOS compatible I/O pins
- Internal pull-up resistor
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2
- Matched output slopes and propagation delay
- Wake-up behavior according to LIN2.2a and "Hardware requirements for LIN, CAN and flexray interfaces (version 1.3)"

At V_{SREG} > V_{POR} (that is V_{SREG} Power-on Reset threshold), the LIN transceiver is enabled.

The LIN transmitter is disabled in case of the following errors:

- Dominant TXDL time out
- LIN permanent recessive
- TSD1 on cluster 8 (global) if TSD_CLUSTER_EN = 1
- TSD1 on any clusters if TSD_CLUSTER_EN = 0 (default)

The LIN receiver is not disabled in case of any failure condition (it is reactivated in case of FS by thermal shutdown).

3.9.2 Error handling

The device LIN transceiver provides the following three error handling features:

1. **Dominant TXDL time out**

If TXDL is in dominant state (low) for $t > t_{dom(TXDL)}$ the transmitter is disabled, the status bit LIN_TXD_DOM (SR7) is set.

The transmitter remains disabled until the status bit is cleared.

The TXD dominant timeout detection can be disabled via SPI (LIN_TXD_TOUT = 0).

2. **Permanent recessive**

If TXDL changes to dominant (low) state but the RXDL signal does not follow within $t < t_{II}$ the transmitter is disabled, the status bit LIN_PERM_REC (SR7) is set.

The transmitter remains disabled until the status bit is cleared.

3. **Permanent dominant**

If the bus state is dominant (low) for $t > t_{dom(bus)}$ a bus permanent dominant failure is detected. The status bit LIN_PERM_DOM (SR7) is set.

The transmitter is not disabled.

3.9.3 Wake up from standby modes

In low-power modes (V1_Standby and VBAT_Standby) the L99DZ380 can receive two types of wake-up signals from the LIN bus (configurable by SPI bit LIN_WU_CONFIG):

- Recessive dominant recessive pattern with $t > t_{dom LIN}$ (default, according to LIN 2.2a)
- A dominant time of at least 150 μs must be identified as a wake-up. Shorter dominant times may wake-up the device
- State change recessive to dominant or dominant to recessive (according to LIN 2.1)

Note: Dominant levels having duration less than a glitch filter time (it is defined 28 µs minimum, according to OEM requirements version 1.3) have to be filtered and therefore they cannot wake-up the device.

Pattern wake-up (default)

Figure 21. Wake-up behavior according to LIN 2.2a

GADG231020231201GT

Status change wake-up recessive to dominant

Normal wake-up can occur when the LIN transceiver was set in standby mode while LIN was in recessive (high) state. A dominant level at LIN for t_{LINBUS}, switch the device to active mode.

Status change wake-up dominant to recessive

If the LIN transceiver was set in standby mode while LIN was in dominant (low) state, recessive level at LIN for t_{LINBUS} , switch the device to active mode.

3.10 CAN FD bus transceiver

3.10.1 Features

- ISO 11898-2:2016 compliant
- CAN-FD cell has been designed according to "hardware requirements for transceivers (version 1.3)"
- Listen mode (transmitter disabled)
- SAE J2284 compliant
- Bit rate up to 5 Mbit/s
- Function range from -27 V to 40 V DC at CAN pins
- GND disconnection fail-safe at module level
- GND shift operation at system level
- Microcontroller interface with CMOS compatible I/O pins
- ESD and transient immunity according to ISO7637 and EN/IEC61000-4-2
- Matched output slopes and propagation delay

3.10.2 CAN transceiver operating modes

Figure 22. Transceiver state diagram

TRX normal mode

Full functionality of the CAN transceiver is available (transmitter and receiver) and the automatic voltage biasing is enabled.

State transitions from TRX normal mode to VBAT_Standby and V1_Standby are possible. No interrupt is generated in this mode.

CAN TRX STBY mode

The CAN transmitter is disabled in this mode and the RXDC pin is kept at high (recessive) level. CAN receiver is capable of detecting a wake-up pattern (WUP). In V1_Standby mode and VBAT_Standby mode, a WUP is indicated to the microcontroller by an interrupt signal.

There is no automatic state transition into TRX normal mode in the case of a detected CAN wake-up signal (WUP). After serving the interrupt, the microcontroller can initiate a state transition into TRX normal mode by setting the SPI bit CAN_ACT to '1'. (This can be done 160 μs after enabling the wake-up through CAN_WU_EN=1).

Moreover, in this mode two further submodes are possible ("Bias ON" or "Bias OFF"), depending on the CAN_AUTO_BIAS bit in CR1 (compliant with ISO 11898-2:2016) or timeout conditions.

3.10.3 CAN error handling

The devices provide the following four error handling features.

After power on reset (VS > VPOR) the CAN transceiver is disabled. The transceiver is enabled by setting CAN $ACT = 1$.

The CAN transmitter is disabled automatically in case of the following errors:

- Dominant TXDC time out
- CAN permanent recessive
- RXDC permanent recessive
- TSD1 on cluster 8 (global) if TSD_CLUSTER_EN = 1
- TSD1 on any clusters if TSD_CLUSTER_EN = 0 (default)

The CAN receiver is not disabled in case of any failure condition.

Dominant TXDC time out

If TXDC is in dominant state (low) for t > $t_{dom(TXDC)}$ the transmitter is disabled, status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

CAN Bus permanent recessive

If TXDC changes to dominant (low) state but CAN bus does not follow for 4 times, the transmitter is disabled, status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

CAN permanent dominant

If the bus state is dominant (low) for $t > t_{CAN}$ a permanent dominant status is detected. The status is latched and can be read and optionally cleared by SPI. The transmitter is not disabled.

RXDC permanent recessive

If RXDC pin is clamped to recessive (high) state, the controller is not able to recognize a bus dominant state and could start messages at any time, which results in disturbing the overall bus communication. Therefore, if RXDC does not follow TXDC for 4 times the transmitter is disabled. The status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

3.10.4 Wake-up by CAN

The default setting for the wake-up behavior after Power-on Reset is the wake-up by regular communication on the CAN bus. When the CAN transceiver is in a standby mode (CAN TRX STBY) the device can be woken up by sending 2 consecutive dominant bits separated by a recessive bit.

Normal pattern wake-up can occur when the CAN pattern wake-up option is enabled, and the CAN transceiver was set in standby mode (CAN TRX STBY) while CAN bus was in recessive (high) state or dominant (low) state. In order to wake-up the device, the following criteria must be fulfilled:

- The CAN interface wake-up receiver must receive a series of two consecutive valid dominant pulses, each of which must be longer than t_{filter}.
- The distance between 2 pulses must be longer than t_{filter}.
- The two pulses must occur within a time frame of t_{wake} .
- Wake-up occurs when duration of the second pulse becomes longer than t_{filter} .

Note: A wake-up caused by a message on the bus starts the voltage regulator and the microcontroller to switch the application back to normal operation mode.

CAN pattern wake-up with dominant state before STANDBY

GADG041120211203GT

Note: The waveforms above illustrate the wake-up behavior from V1_Standby mode. For wake-up from VBAT_Standby mode the NRESET signal (with 2 ms timing) is generated instead of the RXDL (interrupt) signal.

3.10.5 CAN receive only mode

During TRX normal mode, with the CAN_REC_ONLY bit it is possible to disable the CAN transmitter. In this mode it is possible to listen to the bus but not sending to it. The receiver termination network is still activated in this mode.

3.10.6 CAN looping mode

If the CAN_LOOP_EN (CR1) is set the TXDC input is mapped directly to the RXDC pin. This mode can be used in combination with the CAN receive only mode, to run diagnosis for the CAN protocol handler of the microcontroller.

3.11 Serial peripheral interface (ST SPI standard)

A 32-bit SPI is used for bidirectional communication with the microcontroller.

The SPI is driven by a microcontroller with its SPI peripheral running in the following mode:

$CPOL = 0$ and $CPHA = 0$

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to microcontroller with a built in SPI. Only three CMOS compatible output pins and one input pin need to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN = 0, the DO pin reflects the global error flag (fault condition) of the device.

• **Chip select not (CSN)**

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) is in high impedance state. A low signal activates the output driver and a serial communication can be started. The state during CSN = 0 is called a communication frame.

If CSN = low for t > t_{CSNfail} the DO output is switched to high impedance in order not to block the signal line for other SPI nodes.

• **Serial data in (DI)**

The input pin is used to transfer serial data into the device. The data applied to the DI is sampled at the rising edge of the CLK signal and shifted into an internal 32-bit shift register. At the rising edge of the CSN signal the content of the shift register is transferred to the data input register. The writing to the selected data input register is only enabled if exactly 32 bits are transmitted within one communication frame (that is CSN low). If more or less clock pulses are counted within one frame the complete frame is ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note: Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

• **Serial data out (DO)**

The data output driver is activated by a logical low level at the CSN input and switches from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin transfers the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK shifts the next bit out.

• **Serial clock (CLK)**

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) changes with the falling edge of the CLK signal. The SPI can be driven with a CLK frequency up to 4 MHz.

3.12 Power supply fail

3.12.1 VS supply failure

VS overvoltage

If the supply voltage V_S reaches the overvoltage threshold VSOV:

- LIN1 and LIN2 remain enabled
- CAN remains enabled
- HB1, ..., HB6, HB20, HB21 and HS7, .. , HS14, HS16, .. , HS19 are turned off (default)
- The shutdown of outputs may be disabled by SPI (VS_OV_SD_EN = 0)
- Charge pump is disabled (and is switched on automatically in case the supply voltage recovers to normal operating voltage)
- H-bridge gate driver and heater Power MOSFET gate driver are switched into sink condition
- ECV is switched in high impedance state and ECDR is discharged by R_{ECDRDIS} (to ensure the gate of the external Power MOSFET is discharged => EC mode considered as off)
- Recovery of outputs after overvoltage condition is configurable by SPI
	- VS_LOCK_EN (CR16) = 1: outputs are off until Read&Clear VS_OV (SR7)
	- VS_LOCK_EN (CR16) = 0: outputs turned on automatically after V_S overvoltage condition has recovered
- The overvoltage bit VS OV (SR7) is set and can be cleared with a 'Read&Clear' command. The overvoltage bit is reset automatically if VS LOCK EN (CR16) = 0 and the overvoltage condition has recovered

VS undervoltage

If the supply voltage Vs drops below the undervoltage threshold voltage (VSUV):

- LIN remains enabled
- CAN remains enabled
- HB1, ..., HB6, HB20, HB21 and HS7, .. , HS14, HS16, .. , HS19 are turned OFF (default). The shutdown of outputs may be disabled by SPI (VS_UV_SD_EN (CR16) = 0).^{[\(1\)](#page-68-0)}
- ECV is switched in high impedance state and ECDR is discharged by RECDRDIS (to ensure the gate of the external Power MOSFET is discharged => EC mode considered as off). This occurs if VS_UV_SD_EN $= 1$, otherwise remains unchanged until CP LOW = 1
- Recovery of outputs after undervoltage condition is configurable by SPI:
	- VS_LOCK_EN (CR16) = 1: outputs are off until Read&Clear VS_UV (SR7)
		- VS_LOCK_EN (CR16) = 0: outputs turned on automatically after V_S undervoltage condition has recovered

- The undervoltage bit (V_{SUV}) is set and can be cleared with a 'Read and Clear' command. The undervoltage bit is removed automatically if VS_LOCK_EN = 0 and the undervoltage condition has recovered
- H-bridge gate driver passes to resistive low condition. (If VS_UV_SD EN = 1, otherwise remains unchanged until CP_LOW = 1)
- Heater gate driver passes to resistive low condition. (If VS_UV_SD EN = 1, otherwise remains unchanged until CP LOW = $1)^{(1)}$
- *1. The functionality is not guaranteed in the range* $V_{por} < V_S < V_{SUV}$ *.*

3.12.2 VSREG supply failure

VSREG overvoltage

If the supply voltages V_{SREG} reaches the overvoltage threshold V_{SREG} ov:

- LIN1 and LIN2 are switched to high impedance (RX is still on)
- CAN remains enabled
- HS15 and HS0 are turned off (default).
- The shutdown of outputs may be disabled by SPI (VSREG_OV_SD_EN (CR16) = 0)
- ECV is switched in high impedance state and ECDR is discharged by $R_{FCRRDIS}$ (to ensure the gate of the external Power MOSFET is discharged => EC mode considered as off)
- Recovery of outputs after overvoltage condition is configurable by SPI:
	- VSREG_LOCK_EN (CR16) = 1: outputs are off until Read&Clear VSREG_ OV (SR7)
	- VSREG LOCK EN (CR16) = 0: outputs turned on automatically after V_{SREG} overvoltage condition has recovered
- The overvoltage bit VSREG_OV (SR7) is set and can be cleared with a 'Read&Clear' command. The overvoltage bit is reset automatically if VSREG_ LOCK_EN (CR16) = 0 and the overvoltage condition has recovered.

VSREG undervoltage

If the supply voltage V_{SREG} drops below the undervoltage threshold voltage (VSREG_UV):

- LIN1 and LIN2 are switched to high impedance (RX is still on (1))
- CAN remains enabled (1)
- HS15 and HS0 are turned off (default).
- The shutdown of outputs may be disabled by SPI (VSREG_UV_SD_EN (CR16) = 0)⁽¹⁾
- ECV is switched in high impedance state and ECDR is discharged by R_{ECDRDIS} (to ensure the gate of the external Power MOSFET is discharged => EC mode considered as off)
- recovery of outputs after undervoltage condition is configurable by SPI:
	- VSREG_LOCK_EN = 1: outputs are off until Read&Clear VSREG_UV (SR7)
	- VSREG_LOCK_EN = 0: outputs turned on automatically after V_{SREG} undervoltage condition has recovered
- The undervoltage bit (VSREG_UV (SR7) is set and can be cleared with a 'Read&Clear' command. The undervoltage bit is removed automatically if VSREG_LOCK_EN (CR16) = 0 and the undervoltage condition has recovered
- *1. The functionality is not guaranteed in the range* $V_{por} < V_S < V_{SUV}$ *.*

3.13 Temperature warning and thermal shutdown

ST

Note: The thermal state machine recovers the same state where it was before entering standby mode. In case of a TSD2 it is entered in TSD1 state.

3.14 Power outputs HB1,..., HB6, HB20, HB21, HS7,..., HS15, HS0, HS16,..., HS19

The component provides a total of 8 half bridges outputs HB1,…, HB6, HB20 and HB21 to drive motors and 14 stand-alone high-side outputs HS7,…, HS15 and HS0 and HS16,…, HS19 to drive for example LED's, bulbs or to supply contacts. All high-side outputs, except HS15 and HS0, are supplied by the pin VS. HS15 and HS0 are instead supplied by the buffered supply VSREG. HS0 is intended to be used as contact supply.

Only HS15 and HS0 can be activated in standby modes.

All high-side and low-side outputs switch OFF in case of:

- VS overvoltage and undervoltage (depending on configuration, see [Section 3.12: Power supply fail\)](#page-67-0)
- Overcurrent (depending on configuration, overcurrent recovery mode, see below)
- Over temperature (TSD1)
- Fail-safe event
- Loss of ground at SGND pin

In case of overcurrent or over temperature (TSD1 bit in SR8) condition, the drivers switch off. The corresponding status bit is latched and can be read and optionally cleared by SPI. The drivers remain off until the status is cleared.

In case overvoltage/undervoltage condition, the drivers are switched off. The corresponding status bit is latched and can be read and optionally cleared by SPI. If the Vlockout bits are set to '1' the drivers remain off until the status is cleared. If the Vlockout bit is set to '0' the drivers switch on automatically if the error condition disappears. Undervoltage and overvoltage shutdown can be disabled by setting <VS_UV_SD_EN> respectively <VS OV SD_EN> to '0'. In case of open-load condition, the corresponding status register is latched. The status can be read and optionally cleared by SPI. The high and low-side outputs are not switched off in case of openload condition.

For HB1, …, HB6, HB20, HB21 the overcurrent recovery feature can be enabled by setting the HBx_OCR bit in CR13 (x = 1,.., 6); for HS7...HS10 the overcurrent recovery feature can be enabled by setting the HSy_OCR bit in CR13 (y = 7,..,10). If these bits are set to '1' the driver is automatically restarted from an overload condition. This overload recovery feature is intended for loads which have an initial current higher than the overcurrent limit of the output (for example inrush current of cold light bulbs). For HB1, HB5 and HB6 only, overcurrent threshold can be set via SPI (HBxOCTH y bits in CR16, $x = 1, 5, 6$ and $y = 0, 1$) among three different values.

Each of the stand-alone high-side driver outputs HS7, …, HS19 and HS0 can be driven through:

- An internal generated PWM signal
- An internal timer
- One of the two direct drives (DIR1, DIR2)

When L99DZ380 is in V1_Standby or VBAT_Standby modes, HS0 and HS15 can be directly driven with DIR1/EI2 pin or PWM1-6/DIR2 pin.

Moreover, for each high-side driving LEDs, it is also available the "constant current mode" feature, which is configurable by SPI (CR3) and provides a constant current to the related output. This bit can be set only if the related driver is in OFF state and disables also its overcurrent and short-circuit detection (open-load detection remains ON). The "constant current code" is automatically disabled after the expiration time $t_{\text{CCMtimecut}}$.

The allowed sequence is the following:

- Set HSx, CCM bit $(x = 7, \ldots, 19, 0)$, then turn ON the driver (other configurations are ignored): driver starts in current mode for $t_{\text{CCMtimeout}}$, then switches to ON mode, CCM is cleared by μC
	- If HSx_CCM bit is cleared by µC before timeout then driver is switched to ON mode
	- If CCM bit is set after driver has been started in ON, PWM, timer modes then CCM bit is ignored
- SC and OC are enabled in ON, PWM and timer modes, not in current mode
- Default value for CCM bit is OFF

The charge pump uses two external capacitors, which are switched with f_{CP} . The output of the charge pump has a current limitation. In standby mode and after a thermal shutdown has been triggered the charge pump is disabled. If the charge pump output voltage remains too low for longer than TCP, the Power MOSFET outputs and the EC-control are switched off. The H-bridge Power MOSFET gate drivers and the Heater Power MOSFET gate driver are switched to resistive low (according to undervoltage setting described in [Section 3.12.1: VS supply](#page-67-0) [failure\)](#page-67-0) and the CP_LOW (SR7) bit is set. This bit has to be cleared to reactivate the drivers. In case of reaching the overvoltage shutdown threshold V_{SOV} the charge pump is disabled and automatically restarted after VS has restored to normal operating voltage. Charge pump may be also switched off in normal mode by setting the bits CP_OFF in CR2 only if CP_OFF_EN is set to "1" in CR1.

Note: In order to improve EME performance, the sampling frequency of the charge-pump is modulated (in his functional range) with a triangular function, providing a spreading of its energy spectrum. This "clock dithering" is performed automatically if the bit DISABLE_CP_DITH in CR1 is "0" (default value).

3.16 Inductive loads

Each of the half bridges is built by internally connecting high-side and low-side power DMOS transistors. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven at the outputs HB1 to HB6 without external freewheeling diodes. The high-side drivers HS7 to HS15 and HS0, HS16 to HS19 are intended to drive resistive loads only. Therefore, only a limited energy (E < 1 mJ) can be dissipated by the internal ESD diodes in the freewheeling condition. For inductive loads (L > 100 μH) an external freewheeling diode connected between GND and the corresponding output is required. The low-side driver at ECV does not have a freewheel diode built into the device.

3.17 Open-load detection

The open-load detection monitors the load current in each activated output stage. If the load current is below the open-load detection threshold for at least t_{FOL} the corresponding open-load bit is set in the status register.

3.18 Overcurrent detection

An overcurrent condition is detected if the output current exceeds the overcurrent threshold (I_{OCXX}). In this case, a status flag (HBx LS OC / HBx HS OC with $x = 1, ..., 6, 20, 21$ and HSy OC with $y = 0, 7, ..., 19$) is set in the corresponding status register and the output is turned OFF to reduce the power dissipation and to protect the integrated circuit. The status flag must be cleared before the output can be turned ON by SPI.

In overcurrent recovery mode (HBx_OCR or HSy_OCR set to 1, see [Control register 13 \(0x3Ah\)](#page-129-0)) the output is switched OFF, but the correspondent HBx OC or HSy_OC flag is not set. The output is switched ON automatically according to the configured overcurrent recovery frequency (HBx_OCR_FREQ or HSy OCR_FREQ, see [Control register 4 \(CR4, 0x30\)](#page-121-0)).

A blanking time t_{BLK} is applied at turn ON of the output.

The filter time applied is:

- t_{FOC} for outputs without overcurrent recovery mode (from HS11 to HS19 and HS0)
- tocRxx (programmable) for outputs with overcurrent recovery mode (from HB1 to HB6, HB20, HB21 and from HS7 to HS10); independent if overcurrent recovery mode is enabled or disabled by bit HBx_OCR / HSy_OCR.

In that case, OC is detected and flagged after $T_{\text{OCRxx}} = T_{\text{BLK}} + T_{\text{ILTER}}$ the blanking time is only present after driver start.

Figure 27. OC threshold reached after blanking time (OC filter time is reduced by the blanking time)

For half bridges configured in PWM mode, no blanking time t_{BLK} is applied and the overcurrent filter time is reduced to t_{FOC_PWM}.

3.19 Short-circuit current detection

To distinguish low resistive short-circuit events from overcurrent conditions (especially in overcurrent recovery mode), a short-circuit current threshold is implemented for all the half bridges (HB1 to HB6, HB20, HB21). Short-circuit condition is detected if the output current exceeds the short current threshold (I_{SCX}). In this case, a status flag HBx_HS_SC / HBx_LS_SC is set in the corresponding status register and the output is turned OFF. The corresponding overcurrent flag of the out (HBx_HS_OC / HBx_LS_OC) is also set. The HBx_HS_OC / HBx_LS_OC status flag must be cleared before the output can be turned ON by SPI. A blanking time t_{BLK} is applied at turn on of the output.

The filter time applied is t_{FSC} .

In PWM mode, no blanking time t_{BLK} is applied and the short-circuit filter time is reduced to t_{FSC_PWM} .

Figure 30. Half bridge short-circuit detection in PWM mode: filter time is t_{FSC_PWM}

High-side drivers with overcurrent recovery mode (HS7-HS10) are also short-circuit protected.

A short-circuit condition is detected at turn on of the output if the output voltage level remains low (< 2 V) after the programmed filter time t_{OCRxx} .

If a short-circuit condition is detected, the output is turned OFF and the overcurrent flag HSx_OC is set. This bit must be cleared before the output can be turned ON by SPI.

3.20 Current monitor

The current monitor sources an image of the power stage output current at the CM pin, which has the fixed ratio (I_{CMr} see [Section 2.4.8: Current monitor output](#page-18-0)) of the instantaneous current of the selected high-side driver. The signal at output CM is blanked after switching on the driver until the correct settlement of the circuitry. The bits CM SEL x ($x = 0, ..., 4$) in CR13 define which of the outputs is multiplexed to the current monitor output CM. The current monitor output allows a more precise analysis of the actual state of the load rather than the detection of an open-load or overload condition. For example, it can be used to detect the motor state (starting, free running, stalled). The current monitor output is enabled after the current monitor blanking time, when the selected output is switched on. If this output is off, the current monitor output is in high impedance mode. The current monitor can be activated/deactivated by selecting the corresponding setting for CM on/off bit.

3.21 PWM mode of the power outputs

All half bridges (except HB2 and HB3) can be, if suitably configured in CR2 and CR21, directly driven in a 25 kHz PWM mode via pin PWM1-6 and PWM4-5, PWM20 and PWM21. In this case, for the selected output, blanking time t_{BLK} is replaced by $t_{FOC-PWM}$.

When the PWM mode is activated on a half bridge low-side driver, all the others remain configurable according to the standard output bits (HBx_LS & HBx_HS) in CR16 (see [Section 6.4.19: Control register 16 \(0x3Dh\)\)](#page-136-0).

Note: Active freewheeling is not implemented in PWM mode.

3.22 Cross current protection

The eight half bridges of the device are crosscurrent protected by an internal delay time. If one driver (LS or HS) is turned off, the activation of the other driver of the same half bridge is automatically delayed by the crosscurrent protection time. After the crosscurrent protection time has expired the slew rate limited switch off phase of the driver is changed into a fast turn off phase and the opposite driver is turned on with slew rate limitation. Due to this behavior, it is always guaranteed that the previously activated driver is completely turned off before the opposite driver starts to conduct.

3.23 Overcurrent recovery mode

Loads with startup currents higher than the overcurrent limits (for example inrush current of lamps, start current of motors) can be driven by suitably using the programmable overcurrent recovery (OCR) mode. To enable this feature, which is available for HB1-6, HB20, HB21 and HS7-HS10, each of these drivers has a corresponding overcurrent recovery bit. If this bit is set, the output is turned OFF when the overcurrent threshold is reached and turned ON automatically after a programmable recovery time. The PWM modulated current provides sufficient average current to power up the load (for example heat up the bulb) until the load reaches operating condition. The recovery frequency (f_{OCR}) as well as the on time (t_{OCR}) is programmable in CR4.

3.24 H-bridge control

The PWMH and DIRH input controls the drivers of the external H-bridge transistors. In single motor mode the motor direction can be chosen with the direction input (DIRH), the duty cycle and frequency with the PWMH input (single mode). With the SPI-registers SD (CR12) and SDS (CR12) four different slow decay modes (via drivers and via diode) can be selected using the high-side or the low-side transistors. Unconnected inputs are defined by internal pull-down current. Alternatively, the bridge can be driven in half bridge mode (dual mode). By setting the dual mode bit DM = 1, both half bridges can be used for two separated motors, using the same control pins DIRH and PWMH.

Table 58. H-bridge control truth table

1. Only the half bridge (low-side and high-side), in which one Power MOSFET is in short-circuit condition is switched off. Both Power MOSFETs of the other half bridge remain active and driven by DIRH and PWMH.

> H-bridge is forced off during long open window until watchdog kicks in short window, keeping control bits accessible in the meanwhile.

3.25 H-bridge driver slew rate control

The rising and falling slope of the drivers for the external high-side Power MOSFET can be slew rate controlled. If this mode is enabled the gate of the external high-side Power MOSFET is driven by a current source instead of a low impedance output driver switch as long as the drain-source voltage over this Power MOSFET is above the switch threshold. The current is programmed using the bits SLEW<4:0>, which represent a binary number. This number is multiplied by the minimum current step. This minimum current step is the maximum source/sink current (IGHxrmax/IGHxfmax) divided by 31. Programming SLEW<4:0> to 0 disables the slew rate control and the output is driven by the low impedance output driver switch.

Note: To avoid crosscurrent conduction, it must be avoided the usage of the lowest slew rate configurations.

3.26 Resistive low

The resistive output mode protects the device and the H-bridge in the standby mode and in some failure modes (thermal shutdown (TSD), charge pump low (CP_LOW, see also undervoltage setting described in [Section 3.12.1: VS supply failure](#page-67-0)) and stuck at '1' at DI pin). When a gate driver changes into the resistive output mode due to a failure a sequence is started. In this sequence the concerning driver is switched into sink condition for 32 μs to 64 μs to ensure a fast switch off of the H-bridge transistor. If slew rate control is enabled, the sink condition is slew rate controlled. Afterwards the driver is switched into the resistive output mode (resistive path to source).

3.27 Short-circuit detection/ drain-source monitoring

The drain-source voltage of each activated external Power MOSFET of the H-bridge is monitored by comparators to detect shorts to ground or battery. If the voltage drop over the external Power MOSFET exceeds the threshold voltage V_{SCd} for longer than the short current detection time t_{SCd} plus the comparator settling time t_{scs}, the corresponding gate driver switches the external Power MOSFET off and the corresponding drain-source monitoring flag (DS MON LS1, DS MON LS2, DS MON HS1, DS MON HS2) is set. The DSMON x bits have to be cleared through the SPI to reactivate the gate drivers. This monitoring is only active while the corresponding gate driver is activated. If a drain-source monitor event is detected (in [Table 59. H-bridge monitoring in off mode](#page-81-0) is generically indicated as DS=1, meaning an OR among all four DSMON bits), the corresponding gate driver remains activated for at maximum the filter time t_{SCd} plus comparator settling time t_{SCs} . The threshold voltage V_{SCd} can be programmed using the SPI.

3.28 H-bridge monitoring in OFF mode

The drain-source voltages of the H-bridge driver external transistors can be monitored, while the transistors are switched off. If either bit OL_H1L2 (CR12) or OL_H2L1 (CR12) is set to '1', while bit HEN (CR 18) = '1', the Hdrivers enter resistive low mode and the drain-source voltages can be monitored. Since the pull-up resistance is equal to the pull-down resistance on both sides of the bridge a voltage of 2/3VS on the pull-up high-side and 1/3VS on the low-side is expected, if they drive a low-resistive inductive load (for example motor). If the drainsource voltage on each of these Power MOSFET is less than 1/6 VS, the drain-source monitor bit of the associated driver is set. In off-mode monitoring DSMON_HS1 and DSMON_HS2 are not used and set to 0, being relevant only DSMON_LS1and DSMON_LS2. In case of a short to ground the drain-source monitor bits of both low-side gate drivers are set. A short to \overline{V}_S can be diagnosed by setting the "H-bridge OL high threshold (H OLTH High)" bit to one. The open-load filter time (t_{fOL}) is 2 ms typical.

Figure 36. H-bridge off state diagnosis (short to Vs detected)

In this specific case (H_OLTH_high = 1) the outputs of the 2 comparators are inverted to be compliant to [Table 58. H-bridge control truth table](#page-75-0) (Nb = 5 and 9).

Table 59. H-bridge monitoring in off mode

3.29 Programmable cross current solution

The external Power MOSFETs transistors in H-bridge (two half bridges) configuration are switched on with an additional delay time t_{CCP} to prevent cross current in the half bridge. The cross current protection time t_{CCP} can be programmed with the SPI using bits COPT<3:0> (CR12). The timer is started when the gate driver is switched on in the device.

The PWMH module has 2 timers to configure locking time for high-side and freewheeling low-side.

The programmable time t_{CCP-TIM1/CCP-TIM2} is the same. Sequence for switching in PWM mode is as follows:

- HS switches off after locking $t_{CCP-TIM1}$
- LS switches on after 2nd locking t_{CCP-TIM1}
- HS switches on after locking $t_{CCP-TIM2}$ which starts with rising edge on PWMH input

Figure 37. PWMH cross current protection time implementation

3.30 Heater Power MOSFET driver

The heater Power MOSFET driver stage is controlled by control bit (GH on/off). The driver contains two diagnosis features to indicate SC in active mode (external Power MOSFET switched on) and OL in off state (external Power MOSFET switched off).

Short circuit detection in ON state is realized by monitoring the drain-source voltage of the activated external Power MOSFET by a comparator to detect a SC of SHheater to ground. If the voltage-drop over the external Power MOSFET exceeds the programmed threshold voltage (V_{SCdx}) for longer than the drain-source monitor filter time (t_{SCdx}) the gate driver switches off the external Power MOSFET and the corresponding drain-source monitoring flag DSMON_HEAT(SR6) is set. The drain-source monitoring bit has to be cleared by SPI to reactivate the gate driver. The drain-source monitoring is only active while the gate driver is activated. If a drain-source monitor event is detected, the gate-driver remains activated for the maximum filter time. The threshold voltage can be programmed using the SPI bits GH_THx (CR12).

Open-load detection in off state is realized by monitoring the voltage difference between SHheater and GND and supplying SHheater by a pull-up current source that can be controlled by the SPI bit GH_OL_EN (CR12). When no load is connected to the external Power MOSFET source, the voltage is pulled to VS and in case of exceeding the threshold VOLheater for a time longer than the open-load filter time TOL the open-load bit GH_OL (SR5) is set.

A 15 kΩ resistor is present to discharge the gate capacitor of the external Power MOSFET. In case of VS undervoltage, behavior and settings are also described in [Section 3.12.1: VS supply failure.](#page-67-0)

Figure 38. Heater Power MOSFET open-load and short-circuit to GND detection

Table 60. Heater Power MOSFET control truth table

Note: RL = resistive low, H = active high.

3.31 Control of electrochromic glass

The voltage of an electrochromic element connected at pin ECV can be controlled to a target value, which is set by the bits EC_x<5:0> (CR11). Setting bit ECON (CR11) enables this function. A control loop enables the driving of the electro-chrome mirror voltage on pin ECV thanks to an on-chip differential amplifier and to an external Power MOSFET source follower with its gate connected to pin ECDR. The drain of the external Power MOSFET transistor (the recommended one is STD17NF03L) is supplied by HS10. A diode from pin ECV (anode) to pin ECDR (cathode) has been placed on the chip to protect the external Power MOSFET source follower. A capacitor of at least 5 nF has to be added to pin ECDR for loop stability.

The target voltage is binary coded with a full-scale range of 1.5 V. If Bit ECV HV is set to 0, the maximum controller output voltage is clamped to 1.2 V without changing the resolution of bits EC_x<5:0>. When programming the ECV low-side driver ECV_LS (CR11) to on-state, the voltage at pin ECV is pulled to ground by a 1.6 Ω low-side switch until the voltage at pin ECV is less than d_{VECVhi} higher than the target voltage (fast discharge). The status of the voltage control loop is reported via SPI. Bit ECV_VHI (SR4) is set, if the voltage at pin ECV is higher, whereas Bit ECV_VNR (SR4) is set, if the voltage at pin ECV is lower than the target value. Both status bits are valid, if they are stable for at least the ECVHI/ECVNR filter time and are not latched. Since HS10 is the output of a high-side driver, it contains the same diagnose functions as the other high-side drivers (for example during an overcurrent detection, the control loop is switched off). Also, ECV overcurrent and open-load are monitored through ECV_OC and ECV_OL in SR6 and SR5. In particular, open-load of electro chrome can be also detected by HS10 OL when ECON and HS10 are enabled1. In case of failure detection on HS10_OC; UV; OV, but in general when HS10 is switched off, the ECHR DAC control register is forced to 00000 and DAC code is reprogrammed another time (details of overvoltage and undervoltage behavior are reported in [Section 3.12: Power supply fail](#page-67-0)).

In electrochrome mode, HS10 cannot be controlled by PWM mode. For EMS reasons, the loop capacitor at pin ECDR as well as the capacitor between ECV and GND have to be placed to the respective pins as close as possible (see [Figure 39. Electrochrome control block\)](#page-84-0).

Pin ECDR is pulled resistively (RECDRDIS) to ground while not in electro chrome mode. Otherwise, when EC<5:0>=0, it is digitally controlled through the ECV_LS bit.

Note: It is possible to detect an OL on HS10 between the transition of HS10 driver enable and ECON enable. In this case external MOSFET is OFF so there is no current inside HS10 (HS10 OL bit has to be cleared after ECON enable).

3.32 Temperature warning and shutdown

If any of the cluster (see Section 3.33: Digital thermal clusters) junction temperatures rise above the temperature warning threshold (T_{iTW}), a temperature warning flag is set after the temperature warning filter time (t_{fTiTW}) and can be read via SPI. If the junction temperature increases above the temperature shutdown threshold (T_{ITS}), the thermal shutdown bit is set and the power transistors of all output stages are switched off to protect the device after the thermal shutdown filter time. The gates of the H-bridge and the heater MOSFET are discharged by the 'resistive low' mode. The temperature warning and thermal shutdown flags are latched and must be cleared by the microcontroller. This is done by a read and clear command on an arbitrary register, because both bits are part of the global status register (TSD1 is bit 4 in SR 8 while TW is in bit 8 in SR 7).

After these bits have been cleared, the output stages are reactivated. If the temperature is still above the thermal warning threshold, the thermal warning bit is set after $t_{T|TW}$. Once this bit is set, and the temperature is still above the shutdown threshold, temperature shutdown is detected after t_{TiTW} and the outputs are switched off. Therefore, the minimum time after which the outputs are switched off in this case, is twice the thermo warning/ thermo shutdown filter time $t_{\text{T}i\text{T}W}$.

3.33 Digital thermal clusters

In order to provide an advanced on chip temperature control, the power outputs are grouped in eight clusters with dedicated thermal sensors. The sensors are suitably located on the device (see [Figure 40. Digital thermal clusters](#page-85-0) [identification](#page-85-0)). In case the temperature of an output cluster reaches the thermal shutdown threshold, the outputs assigned to this cluster are shutdown (all other outputs remain active). Each output cluster has a dedicated temperature warning and shutdown flag (SR1 and SR2). Hence, the thermal cluster concept allows to identify a group of outputs in which one or more channels are in the overload condition.

Thermal clusters can be configured using the bit TSD_CLUSTER_EN (CR3):

- Standard mode (default): as soon as any cluster reaches thermal threshold the device is switched off. V1 regulator remains on and it is switched off reaching TSD2. All the thermal sensors are put in "OR". In fact, if one of these sensors reaches TSD1:
	- All outputs drivers, charge-pump and V2 are turned OFF
	- V1 remains on until TSD2
	- LIN and CAN transmitters are turned OFF (but they are forced in "receive only" mode)
- Cluster mode: only the cluster that reaches shutdown temperature is switched off. In case cluster Th_CL7 reaches TSD1:
	- HS0, HS15, V2 are turned OFF
	- V1 remains ON until TSD2

In case cluster Th_CL8 reaches TSD1:

- all outputs drivers, charge pump and V2 are turned OFF
- V1 remains on until TSD2
- LIN and CAN transmitters are turned OFF (they are forced in "receive only" mode)

Table 61. Digital thermal clusters definition

1. In default V1_Standby mode, only TSD2 is available for this cluster.

4 Serial peripheral interface (SPI)

A 32-bit SPI is used for bidirectional communication with the microcontroller.

The SPI is driven by a microcontroller with its SPI peripheral running in the following mode: $CPOL = 0$ and $CPHA = 0$.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to microcontroller with a built-in SPI. Only three CMOS compatible output pins and one input pin are needed to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN = 0, the DO-pin reflects the global error flag (fault condition) of the device.

Chip select not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) is in high impedance state. A low signal activates the output driver and a serial communication can be started. The state during CSN = 0 is called a communication frame.

If CSN = low for t > t_{CSNfail} the DO output is switched to high impedance in order to not block the signal line for other SPI nodes.

Serial data in (DI)

The input pin is used to transfer data serial into the device. The data applied to the DI is sampled at the rising edge of the CLK signal and shifted into an internal 32-bit shift register. At the rising edge of the CSN signal the content of the shift register is transferred to the data input register. The writing to the selected data input register is only enabled if exactly 32 bits are transmitted within one communication frame (that is CSN low). If more or less clock pulses are counted within one frame the complete frame is ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note: due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

Serial data out (DO)

The data output driver is activated by a logical low level at the CSN input and go from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin transfers the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK shifts the next bit out.

Serial clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) changes with the falling edge of the CLK signal. The SPI can be driven with a CLK frequency up to 4 MHz.

4.1 ST SPI 4.0

The ST SPI is a standard used in ST Automotive ASSP devices.

This chapter describes the SPI protocol standardization. It defines a common structure of the communication frames and defines specific addresses for product and status information.

The ST SPI allows the usage of generic software to operate the devices while maintaining the required flexibility to adapt it to the individual functionality of a particular product. In addition, failsafe mechanisms are implemented to protect the communication from external influences and a wrong or unwanted usage.

The device serial peripheral interface is compliant to the ST SPI standard rev. 4.0.

4.1.1 Physical layer

CSN

Figure 41. SPI pin description

4.2 Signal description

• **Chip select not (CSN)**

The communication interface is deselected, when this input signal is logically high. A falling edge on CSN enables and starts the communication while a rising edge finishes the communication and the sent command is executed when a valid frame is sent. During communication start and stop the serial clock (SCK) has to be logically low. The serial data out (SDO) is in high impedance when CSN is high or a communication timeout was detected.

• **Serial clock (SCK)**

This SCK provides the clock of the SPI. Data present at serial data input (SDI) is latched on the rising edge of serial clock (SCK) into the internal shift registers while on the falling edge data from the internal shift registers are shifted out to serial data out (SDO).

• **Serial data input (SDI)**

This input is used to transfer data serially into the device. Data is latched on the rising edge of serial clock (SCK).

• **Serial data output (SDO)**

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of serial clock (SCK).

4.2.1 Clock and data characteristics

The ST SPI can be driven by a microcontroller with its SPI peripheral running in the following mode:

Figure 42. SPI signal description

The communication frame starts with the falling edge of the CSN (communication start). SCK has to be low. The SDI data is then latched at all the following rising SCK edges into the internal shift registers. After communication start the SDO leaves 3-state mode and presents the MSB of the data shifted out to SDO. At all the following falling SCK edges data is shifted out through the internal shift registers to SDO.

The communication frame is finished with the rising edge of CSN. If a valid communication takes place (for example a correct number of SCK cycles, access to a valid address), the requested operation according to the operating code is performed (write or clear operation).

4.2.2 Communication protocol

SDI frame

The devices data in the frame consists of 32 bits (OpCode (2 bits) + address (6 bits) + data byte 3 + data byte 2 + data byte 1).

The first two transmitted bits (MSB, MSB-1) contain the operation code that represents the instruction that is performed. The following 6 bits (MSB-2 to MSB-7) represent the address on which the operation is performed. The subsequent bytes contain the payload.

Figure 43. SDI frame

Operating code

The operating code is used to distinguish between different access modes to the registers of the slave device.

Table 62. Operation codes

A "Write operation" leads to a modification of the addressed data by the payload if a write access is allowed (for example, control register, valid data). Besides this, a shift out of the registers content (data present at the communication start) is performed.

A "Read operation" shifts out the data present in the addressed register at the communication start. The payload data is ignored and internal data is not modified. In addition, a burst read can be performed.

A "Read and clear operation" leads to a clear of addressed status bits. The bits to be cleared are defined first by address, second by payload bits set to '1'. Besides this, a shift out of the registers content (data present at the communication start) is performed.

Note: Status registers that change status during communication could be cleared by the actual read and clear operation and are not reported in actual communication or in the following communications. To avoid a loss of any reported status, it is recommended just to clear the status registers that are already reported in the previous communication (selective bitwise clear).

Advanced operation codes

To provide besides the separate write of all the control registers and the bitwise clear of all the status registers, two advanced operation codes can be used to set all the control registers to the default value and to clear all the status registers

A 'set all control registers to default' command is performed when an OpCode '11' at address b'111111 is performed.

Note: Consider that potential device specific write-protected registers cannot be cleared with this command as therefore a device power-on reset is needed.

A 'clear all status registers' command is performed when an OpCode '10' at address b'111111 is performed.

Data in payload

The payload (data byte 1 to data byte 3) is the data transferred to the device with every SPI communication. The payload always follows the OpCode and the address bits.

For write access the payload represents the new data written to the addressed register. For read and clear operations the payload defines which bit of the addressed status register is cleared. In the case of a '1' at the corresponding bit position the bit is cleared.

For a read operation the payload is not used. For functional safety reasons it is recommended to set the unused payload to '0'.

SDO frame

The data out frame consists of 32 bits (GSB + data bytes 1 to 3).

The first eight transmitted bits contain the device-related status information and are latched into the shift register at the time of the communication starts. These 8 bits are transmitted at every SPI transaction.

The subsequent bytes contain the payload data and are latched into the shift register with the eight positive SCK edges.

This could lead to an inconsistency of data between the GSB and the payload due to different shift register load times. Anyway, no unwanted status register clear should appear, as status information should just be cleared with a dedicated bit clear.

Figure 44. SDO frame

Global status byte (GSB)

The bits (Bit 0 to Bit 4) represent a logical OR combination of bits located in the status registers. Therefore, no direct read & clear can be performed on these bits inside the GSB.

Table 63. Global status byte

Global status bit not (GSBN)

The GSBN is a logical NOR combination of Bit 24 to Bit 30. This bit can also be used as a global status flag without starting a complete communication frame as it is present directly after pulling CSN low.

• **Reset bit (RSTB)**

The RSTB indicates a device reset. In case this bit is set, specific internal control registers are set to default and kept in that state until the bit is cleared.

The RSTB bit is cleared after a read and clear of all the specific bits in the status registers that caused the reset event.

• **SPI error (SPIE)**

The SPIE is a logical OR combination of errors related to a wrong SPI communication.

• **Physical layer error (PLE)**

The PLE is a logical OR combination of errors related to the LIN and CAN FD transceivers.

• **Functional error (FE)**

The FE is a logical OR combination of errors coming from functional blocks (for example high-side overcurrent).

• **Device error (DE)**

The DE is a logical OR combination of errors related to device specific blocks (for example VS overvoltage, over temperature).

• **Global warning (GW)**

The GW is a logical OR combination of warning flags (for example thermal warning).

• **Fail-safe (FS)**

The FS bit indicates that the device was forced into a safe state due to mistreatment or fundamental internal errors (for example watchdog failure, voltage regulator failure).

Data out payload

The payload (data bytes 1 to 3) is the data transferred from the slave device with every SPI communication to the master device. The payload always follows the OpCode and the address bits of the actual shifted in data (in frame response).

4.2.3 Address definition

Table 64. Address definition - device application access

Table 65. Address definition - device information read access

Table 66. Address definition - RAM access

Table 67. Address definition - ROM access

Information registers

The device information registers can be read by using OpCode '11'. After shifting out the GSB the 8-bit wide payload is transmitted. By reading device information registers a communication width which is minimum 16 bits plus a multiple by 8 can be used. After shifting out the GSB followed by the 8-bit wide payload a series of '0' is shifted out at the SDO.

Table 68. L99DZ380 information register map

Device identification registers

These registers represent a unique signature to identify the device and silicon version.

- <Company code>: 00H (STMicroelectronics)
- <Device family>: 01H (BCD power management)
- <Device n. 1>: 44H (ASCII code for D)
- <Device n. 2>: 52H (ASCII code for R)
- <Device n. 3>: 35H (ASCII code for 5)
- <Device n. 4>: 44H (ASCII code for D)

SPI modes

By reading out the <SPI mode> register general information of SPI usage of the device application registers can be read.

Table 69. SPI mode registers

<SPI mode>: B0H (burst mode read available, 32-bit, no data consistency check)

SPI burst read

Table 70. Burst read bit

The SPI burst read bit indicates if a burst read operation is implemented. The intention of a burst read is for example used to perform a device internal memory dump to the SPI master.

The start of the burst read is like a normal read operation. The difference is that after the SPI data length the CSN is not pulled high and the SCK is continuously clocked. When the normal SCK max count is reached (SPI data length) the consecutive addressed data is latched into the shift register. This procedure is performed every time when the SCK payload length is reached.

In case the automatic incremented address is not used by the device, undefined data is shifted out. An automatic address overflow is implemented when address 3FH is reached.

The SPI burst read is limited by the CSN low timeout.

SPI data length

The SPI data length value indicates the length of the SCK count monitor which is running for all accesses to the device application registers. In case a communication frame with an SCK count is not equal to the reported one it will lead to a SPI error and the data will be rejected.

Table 71. SPI data length

Table 72. Data consistency check (parity-check)

Watchdog definition

(see also [Section 2.4.7: Watchdog\)](#page-16-0)

In case a watchdog is implemented the default settings can be read out via the device information registers.

Table 73. WD type/timing

<WD type 1>: 3CH (long open window: 300 ms)

<WD type 2>: 91H (open window: 10 ms, closed window: 5 ms)

<WD type 1> indicates the long open window (timeout) which is opened at the start of the watchdog. The binary value of WT [5:0] times 5 ms indicates the typical value of the timeout time.

<WD type 2> describes the default timing of the window watchdog.

The binary value of CW [2:0] times 5 ms defines the typical closed window time (t_{CW}) and OW [2:0] times 5 ms defines the typical open window time (t_{OW}) . See Figure 45. Window watchdog operation, which recalls with [Figure 3. Watchdog timing](#page-17-0) $t_{CW} = T_{EFW}$ and $t_{OW} = T_{LFW} - T_{EFW}$

The watchdog trigger bit location is defined by the <WD bit pos. X> registers.

Table 74. WD bit position

<WD bit pos 1>: 41H; watchdog trigger bit located at address 01H (CR18) <WD bit pos 2>: C0H; watchdog trigger bit location is bit0 <WD bit pos 3>: 7FH; watchdog trigger bit located at address 3FH (CR1) <WD bit pos 4>: C0H; watchdog trigger bit location is bit0

Device application registers (DAR)

The device application registers are all accessible using OpCode '00', '01' and '10'. The functions of these registers are defined in the device specification.

4.2.4 Protocol failure detection

To realize a protocol which covers certain failsafe requirements a basic set of failure detection mechanisms is implemented.

Clock monitor

During communication (CSN low to high phase) a clock monitor counts the valid SCK clock edges. If the SCK edges do not correlate with the SPI data length an SPIE is reported with the next command and the actual communication is rejected.

By accessing the device information registers (OpCode = '11') the clock monitor is set to a minimum of 16 SCK edges plus a multiple by 8 (for example 16, 25, 32, ...).

Providing no SCK edge during a CSN low to high phase is not recognized as a SPIE. For a SPI burst read also the SPI data length plus multiple numbers of payloads SCK edges are assumed as a valid communication.

SCK polarity (CPOL) check

To detect the wrong polarity access via SCK the internal clock monitor is used. Providing first a negative edge on SCK during communication (CSN low to high phase) or a positive edge at last leads to an SPI error reported in the next communication and the actual data is rejected.

SCK phase (CPHA) check

To verify, that the SCK Phase of the SPI master is set correctly a special device information register is implemented. By reading this register the data must be 55 H. In case AAH is read the CPHA setting of the SPI master is wrong and a proper communication cannot be guaranteed.

CSN timeout

By pulling CSN low the SDO is set active and leaves its tristate condition. To ensure communication between other SPI devices within the same bus even in case of CSN stuck at low a CSN timeout is implemented. By pulling CSN low an internal timer is started. After timer end is reached the actual communication is rejected and the SDO is set to tristate condition.

SDI stuck at GND

As a communication with data all -'0' and OpCode '00' on address b'000000 cannot be distinguished between a valid command and a SDI stuck at GND this communication is not allowed. Nevertheless, in case a stuck at GND is detected the communication is rejected and the SPIE is set with the next communication.

SDI stuck at HIGH

As a communication with data all -'1' and OpCode '11' on address b'111111 cannot be distinguished between a valid command and a SDI stuck at HIGH this communication is not allowed. In case a stuck at HIGH is detected the communication is rejected and the SPIE is set with the next communication.

SDO stuck at

The SDO stuck at GND and stuck at HIGH has to be detected by the SPI master. As the definition of the GSB guarantees at least one toggle, a GSB with all -'0' or all -'1' reports a stuck at error.

5 Application circuit

Figure 46. Application circuit

1) Capacitance to be dimensioned according to load current (rule of thumb 500µF each 10A)

2) Capacitance to be dimensioned e.g. according to voltage drop out requirements
3) OEM requirements and external components for LIN resp CAN to be fulfilled.
4) For EMC optimization purposes, capacitance could be redimens

5) Optional resistance may be needed for improving stability; value has to be selected according to external EC circuitry. A suitable range is between 120 .. 220 Ω

6 SPI Registers

6.1 Global status byte (GSB)

Table 75. Global status byte (GSB)

Table 76. Global status byte (GSB) description

1. Individual failure flags may be masked in the CR1 (0x26).

2. Bit may be masked in the CR1 (0x26), that is the bit is not included in the global status bit (GSB).

3. The open-load status flags may be masked in the CR1 (0x26), that is the open-load flag is included in the FE flag but it does not set the GSB. TW failure status flags may be masked in the CR1 (0x26), that is the TW flag is included in the GW flag, but it does not set the GSB.

6.2 Control registers overview

Table 77. Global control registers

Table 78. Control registers overview

L99DZ380
sPI Registers **L99DZ380SPI Registers**

L99DZ380
sPI Registers **L99DZ380SPI Registers**

SPI Registers L99DZ380

L

L99DZ380
sPI Registers

6.3 Status register overview

Table 79. Global status registers

Table 80. Status registers overview

Addr./ $\begin{array}{c|c|c}\n\hline\n\text{Au}\n\end{array}$ **CR#** Bits **23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 Mode 7 6 5 4 3 2 1 0** 0x01 SR1 MSB TW_CL8 TW_CL7 TW_CL6 TW_CL5 TW_CL4 TW_CL3 TW_CL2 TW_CL1 HB21_LS_SC HB20_LS_SC HB6_LS_SC HB5_LS_SC HB4_LS_SC HB3_LS_SC HB2_LS_SC HB1_LS_SC R LSB HS19_OL HS18_OL HS17_OL HS16_OL HB21_LS_OL HB21_HS_OL HB20_LS_OL HB20_HS_OL 0x02 SR2 MSB TSD1_CL8 TSD1_CL7 TSD1_CL6 TSD1_CL5 TSD1_CL4 TSD1_CL3 TSD1_CL2 TSD1_CL1 HB21_HS_SC HB20_HS_SC HB6_HS_SC HB5_HS_SC HB4_HS_SC HB3_HS_SC HB2_HS_SC HB1_HS_SC R LSB HS19_OC HS18_OC HS17_OC HS16_OC HB21_LS_OC HB21_HS_OC HB20_LS_OC HB20_HS_OC 0x03 SR3 MSB WAKE_LIN2 | EI9_WAKE | EI8_WAKE | EI7_WAKE | EI6_WAKE | EI5_WAKE | EI4_WAKE | EI3_WAKE R - | EI9_STATE | EI8_STATE | EI7_STATE | EI6_STATE | EI5_STATE | EI4_STATE | EI3_STATE LSB - | - | SGNDLOSS | IP SUP_LOW CAN_SUP_LOW LIN2_PERM_DO M LIN2_TXD_DOM LIN2_PERM_RE C 0x04 SR4 MSB WD_TIMER_ST ATE_1 WD_TIMER_ST ATE_0 EI2_STATE - - EI1_STATE ECV_VNR ECV_VHI R - - - - - - - - LSB - | - | - | - | - | - | - | - | - | 0x05 SR5 MSB ECV_OL GH_OL HS0_OL HS15_OL HS14_OL HS13_OL HS12_OL HS11_OL HS10_OL HS9_OL HS8_OL HS7_OL HB6_LS_OL HB6_HS_OL HB5_LS_OL HB5_HS_OL R LSB HB4_LS_OL HB4_HS_OL HB3_LS_OL HB3_HS_OL HB2_LS_OL HB2_HS_OL HB1_LS_OL HB1_HS_OL 0x06 SR6 MSB ECV_OC DSMON_HEAT HS0_OC HS15_OC HS14_OC HS13_OC HS12_OC HS11_OC HS10_OC HS9_OC HS8_OC HS7_OC HB6_LS_OC HB6_HS_OC HB5_LS_OC HB5_HS_OC R LSB HB4_LS_OC HB4_HS_OC HB3_LS_OC HB3_HS_OC HB2_LS_OC HB2_HS_OC HB1_LS_OC HB1_HS_OC 0x07 SR7 MSB LIN_PERM_DO M LIN_TXD_DOM LIN_PERM_REC CAN_RXD_REC CAN_PERM_RE C CAN_PERM_DO M CAN_TXD_DOM CANTO R

L99DZ380SPI Registers L99DZ380 SPI Registers

6.4 Control registers

6.4.1 Control register 1 (CR1, 0x26)

Table 81. Control register 1

Table 82. CR1 signals description

1. Open-load condition at HS10 can be masked by writing MASK_OL = 1.

6.4.2 Control register 2 (CR2, 0x27)

Table 84. CR2 signals description

6.4.3 Control register 21 (CR21, 0x28)

Table 85. Control register 21

Table 86. CR21 signals description

6.4.4 Control register 22 (CR22, 0x29)

Table 87. Control register 22

Table 88. CR22 signals description

6.4.5 Control register 23 (CR23, 0x2A)

Table 89. Control register 23

Table 90. CR23 signals description

6.4.6 Control register 24 (CR24, 0x2B)

Table 92. CR24 signals description

6.4.7 Control register 3 (CR3, 0x2C)

Table 94. CR3 signals description

1. Refer to [Section 3.14: Power outputs HB1,..., HB6, HB20, HB21, HS7,..., HS15, HS0, HS16,..., HS19](#page-70-0) for the correct sequence of constant current mode activation.

6.4.8 Control register 31 (CR31, 0x2D)

Table 95. Control register 31

Table 96. CR31 signals description

6.4.9 Control register 32 (CR32, 0x2E)

Table 97. Control register 32

Table 98. CR32 signals description

6.4.10 Control register 33 (CR33, 0x2F)

Table 100. CR33 signals description

6.4.11 Control register 4 (CR4, 0x30)

Table 101. Control register 4

Table 102. CR4 signals description

6.4.12 Control register 5-9 (from CR5 to CR9, [0x32, 0x36])

Table 103. Control register 5-9

Table 104. From CR5 to CR9 signals description

ϵ PWMx(y)_DC	ത <u>ان</u> PWMx(y).	∞ DC PWMx(y)_	$\overline{ }$ PWMx(y)_DC.	$\boldsymbol{\omega}$ DC PWNx(y)	in, PWMx(y)_DC	4 ပြ PWMx(y)	್. <u>pc</u> PWMx(y)	\mathbf{N} <u>pc</u> PWMx(y)	ை PWMx(y)_DC	Duty cycle %
$\mathbf{0}$	0	$\mathbf 0$	Ω	Ω	$\mathbf 0$	Ω	Ω	Ω	$\mathbf 0$	OFF
$\mathbf{0}$	Ω	$\mathbf 0$	Ω	Ω	$\mathbf{0}$	Ω	Ω	Ω		1*100/1024
Ω	Ω	$\mathbf 0$	Ω	Ω	$\mathbf{0}$	Ω	Ω		Ω	2*100/1024
										\sim \sim \sim
				и		и		Ω	1	1021*100/1024
				и					Ω	1022*100/1024
				и						1023*100/1024

Table 105. Duty cycle coding for channel PWMx(y)

Note: To have a duty cycle equal to 100%, the output configuration shall be set in ON mode.

6.4.13 Control register 10 (0x37)

Table 107. CR10 signals description

6.4.14 Control register 11 (0x38)

Table 108. Control register 11

Table 109. CR11 signals description

Note: The reference voltage for the electro chrome voltage controller at pin ECV is binary coded. If the ECV_HV bit (CR1) is "0" all codes higher than 110011 are clamped to reach 1.2 V max on ECV pin.

6.4.15 Control register 12 (0x39)

Table 111. CR12 signals description

1. Before going to standby mode, GH_OL_EN must be set to 0 to achieve the specified current consumption.

2. tccp values "0000" and "0001" are not allowed.

3. Before going to standby mode, OL_H1L2 and OL_H2L1 must be set to 0 to achieve the specified current consumption.

6.4.16 Control register 13 (0x3A)

Table 113. CR13 signals description

6.4.17 Control register 14 (0x3B)

Table 115. CR14 signals description

6.4.18 Control register 15 (0x3C)

Table 117. CR15 signals description

6.4.19 Control register 16 (0x3D)

Table 119. CR16 signals description

6.4.20 Control register 17 (0x3E)

Table 121. CR17 signals description

Table 122. STBY_SEL and GO_STBY bits

Note: After wake-up event, STBY_SEL and GO_STBY bits do not change the value remaining with the same setting.

6.4.21 Control register 18 (0x3F)

Table 124. CR18 signals description

1. Lower is the timer duration and major is the contribution of output td ON.

2. Either LIN or CAN must be enabled as wake-up source. Setting both bits 3 and 4 to '0' is an invalid setting. All wake-up sources are configured according to default setting; SPI Error Bit (SPIE) in Global Status Register is set.

6.5 Status registers

6.5.1 Status register 1 (0x01)

Table 126. Status register 1 description

6.5.2 Status register 2 (0x02)

Table 127. Status register 2

Table 128. Status register 2 description

6.5.3 Status register 3 (0x03)

Table 130. Status register 3 description

6.5.4 Status register 4 (0x04)

Table 131. Status register 4

Table 132. Status register 4 description

6.5.5 Status register 5 (0x05)

Table 134. Status register 5 description

6.5.6 Status register 6 (0x06)

Table 136. Status register 6 description

6.5.7 Status register 7 (0x07)

Table 137. Status register 7

Table 138. Status register 7 description

6.5.8 Status register 8 (0x08)

Table 139. Status register 8

Table 140. Status register 8 description

7 Package information

To meet environmental requirements, ST offers these devices in different grades of [ECOPACK](https://www.st.com/ecopack) packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: [www.st.com.](http://www.st.com) ECOPACK is an ST trademark.

7.1 LQFP100 14x14 mm (exposed pad down) package information

Figure 47. LQFP100 14x14 mm (exposed pad down) package outline

Table 141. LQFP100 14x14 mm (exposed pad down) mechanical data

Table 142. LQFP100 14x14 mm (exposed pad down) tolerance of form and position

Figure 48. LQFP100 14x14 mm (exposed pad down) footprint

SOLDERING AREA

SOLDER RESIST OPENING

COPPER LAYER

7518915_6_Footprint

7.2 LQFP100 marking information

Figure 49. LQFP100 marking information

Parts marked as ES are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event ST is liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity before any decision to use these engineering samples.

Revision history

Table 143. Document revision history

Contents

ST

List of tables

List of figures

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks.](http://www.st.com/trademarks) All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved