


Rad-hard 45 V, 1 A Schottky rectifier in SOD128Flat package





SOD128Flat



Product status link

LEO1N5819

Product summary					
I _{F(AV)}	1 A				
V _{RRM}	45 V				
V _F (max.) at 125 °C and I _{F(AV)}	0.43 V				
T _j (max.)	150 °C				

Features

- Max. reverse voltage = 45 V
- Average on state current = 1 A
- Max. junction temperature = 150 °C
- DC thermal resistance $R_{TH(JL)}$ = 13 °C/W
- · ESCC qualified diode die
- SOD128Flat surface mount package
- Reliability qualification based on AEC-Q101
- Tiny package: 2.5 x 4.8 = 12 mm²
- Fast switching and low on-state voltage
- Radiation tested performances:
 - TID 300 krad(Si) at high dose rate
 - TNID 3.10¹¹ particles/cm²
 - SEB free at full V_{RWM} up to 60 MeV.cm²/mg

Applications

- Low earth orbit (LEO) space applications
- Satellite constellation
- · High reliability systems
- · Output high frequency rectification
- · Free-wheeling diode
- Converter Or-ring
- Reverse polarity protection

Description

The 1 A, 45 V Schottky diode LEO1N5819 is a rad-hard rectifier housed in the tiny surface-mount SOD128Flat package, operating with a junction temperature from -40 °C to +150 °C.

The LEO1N5819 meets the challenges of the LEO satellites for performance and reliability in a strict budget thanks to the STMicroelectronics LEO generic specification dedicated to space ready rad-hard plastic power discretes; this AEC-Q101-based specification offers a trade-off among foot-print size savings and cost of ownership together with radiation hardness and large production capacity.

The LEO1N5819 rectifier is suitable for switching mode power supplies and high frequency DC-to-DC converters such as low voltage high frequency inverter, OR-ring, free-wheeling, blocking diode or reverse polarity protection. It is well suited for critical mission equipment such as avionics and Hi-Rel industrial.



1 Characteristics

Table 1. Absolute ratings (limiting values at T_{amb} = 25 °C, unless otherwise specified)

Symbol	Parameter		Value	Unit
V_{RRM}	Repetitive peak reverse voltage	$T_j = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C}$	45	V
V _{RWM} ⁽¹⁾			45	V
I _{F(AV)}			1	Α
I	Non repetitive surge forward current	t _p = 8.3 ms sinusoidal	45	Α
I _{FSM}	Non repetitive surge forward current	t _p = 10 ms sinusoidal	47.5	
T _{stg}	Storage temperature range		-65 to +150	°C
T_{j}	Junction temperature range			°C
T _{sol}	Maximum soldering lead temperature, for less than 10 s time.	260	°C	
ESD	Electro static discharge, HBM model			kV

- 1. See Figure 1.
- 2. δ = duty cycle and T_L = Lead temperature
- 3. Refer to application note AN5088 for soldering and mounting recommendations.

Figure 1. V_{RRM} and V_{RWM} definition with their waveform




Table 2. Thermal parameters

Symbol	Parameter	Тур.	Max.	Unit
$R_{th(j-l)}$	Junction to lead	13	19	°C/W

For more information, refer to the application note:

AN5088: Rectifiers thermal management, handling and mounting recommendation

DS14860 - Rev 1 page 2/15



	O4 41			
Table 3	Static o	Inctrical	charac	teristics

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
		T _j = -40 °C			30	
I _R ⁽¹⁾	Reverse leakage current	T _j = 25 °C	V _R = V _{RRM}		30	μA
		T _j = 125 °C			12	mA
	Forward voltage drop	T _j = 25 °C	1 -044		0.35	V
		T _j = 125 °C	I _F = 0.1 A	0.18	0.22	
V _F (2)		T _j = 25 °C	I _F = 1 A		0.49	
VF (-7		T _j = 125 °C	IF-IA	0.36	0.43	
		T _j = 25 °C	I _F = 3.1 A		0.80	
		T _j = 125 °C	IF - 3.1 A	0.57	0.66	

- 1. Pulse test: t_p = 5 ms, δ < 2 %, δ = duty cycle
- 2. Pulse test: t_p = 680 μ s, δ < 2 %

To evaluate the conduction losses, use the following equation:

$$P = 0.25 \times I_{F(AV)} + 0.180 \times I_{F}^{2} (RMS)$$

For more information, refer to the following application notes related to the power losses:

• AN604: Calculation of conduction losses in a power rectifier

Table 4. Dynamic characteristics

Symbol	Parameter	Test conditions	Test conditions	Max.	Unit
C _j	Total diode capacitance	V _R = 5 V, F = 1 MHz	T _j = 25 °C	70	pF

DS14860 - Rev 1 page 3/15



1.1 Characteristics (curves)




Figure 3. Forward voltage drop versus forward current (typical values) 10.00 T_J = 75°C 1.00 T₁= 125°C T_J = 150°C T₁ = -40°C 0.10 $V_F(V)$ 0.01 0.3 0.0 0.2 0.4 0.5 0.6 0.7

Figure 4. Reverse leakage current versus reverse voltage applied (typical values)




Figure 5. Relative variation of thermal impedance junction to lead versus pulse duration




Figure 6. Thermal resistance junction to ambient versus copper surface under each lead (typical values)





Figure 7. Junction capacitance versus reverse voltage applied (typical values)



DS14860 - Rev 1 page 4/15



2 Radiation

The Schottky diodes are intrinsically resistant to radiative environments in TID as described in the ECSS-Q-ST-60-15C1 radiation hardness assurance standard.

The STMicroelectronics LEO1N5819 goes beyond the standard and is characterized in total ionization dose test at high dose rates (TID), single effect event (SEE), and total non-ionization dose (TNID), as described below.

Total Ionization Dose (TID)

The TID characterization is done for the product qualification in compliance with the ESCC 22900 specification. It is performed at 620 krad(Si)/h high dose rate (HDR), thus on 15 samples, 5 reverse biased, 5 samples forward biased, and 5 samples unbiased for each dose rate.

The electrical parameters of Table 3 are measured at both pre- and post-irradiation using the same circuitry and the same test conditions for a comparison of their drifts.

Total Non-Ionization Dose (TNID)

The TNID characterization is done for the product qualification in compliance with the ESCC 22500 specification up to 6.10^{11} protons/cm² with 50 MeV proton charge energy. The electrical parameters of Table 3 are tested before and after the radiation test using the same circuitry and the same test conditions for a direct comparison ($T_{AMB} = 22 \pm 3$ °C). At start of production a TNID test is included in each wafer lot acceptance test for monitoring purpose; it is specified at 3.10^{11} protons/cm².

Single Event Effect (SEE)

The SEE characterization is performed for the product qualification in compliance with the ESCC 25100 specification at room temperature on 3 pieces from one wafer and in accordance with the LEO specification up to 60 MeV.cm²/mg.

The test conditions and acceptance criteria are described below:

- SEB test (destructive mode):
 - The diode is reverse biased during irradiation. The test is stopped as soon as a SEB occurs or when the reverse leakage current is above the specification or when the overall fluence on the component reaches 10⁷ heavy ions/cm².
- PIST test
 - After the irradiation, a voltage stress is applied to the irradiated diode revealing any latent damage.
 The reverse voltage is increased from 0 V to 100 % of V_{RRM} and then decreased back to 0 V. At each step, the reverse leakage current value is measured.

Table 5. Radiations performance table

Symbol	Characteristics	Value
TID	As per ESCC 22900, high dose rate temperature = 22 ±3 °C, performed on 5 parts	Within Table 3 up to 300 krad(Si)
TNID	As per ESCC 22500, temperature = 22 ±3 °C, performed on 5 parts per wafer lot	Within Table 3 up to 3 x 10 ¹¹ p/cm ²
SEB	As per ESCC 25100, temperature = 22 ±3 °C, fluence: 10 ⁷ ions/cm², performed on 5 parts	Within Table 3 up to 60 MeV/cm²/mg

A total ionizing dose TID of 300 krad(Si) is equivalent to 3000 Gy(Si), (1 gray = 100 rad). SEB stands for single event burnout.

DS14860 - Rev 1 page 5/15



3 Outgassing

The molding resin of the SOD128Flat package is characterized as per ASTM E595 specification. Its recovered mass loss (RML) and collected volatile condensable material (CVCM) are provided in Table 6. Outgassing performance of the molding resin of the SOD128Flat package. It complies with the ST generic specification LEO listed here below:

- Recovered mass loss RML < 1 %
- Collected volatile condensable material CVCM < 0.1 before irradiation

Table 6. Outgassing performance of the molding resin of the SOD128Flat package

Specification (tested per ASTM E595)	Value	Units
Recover mass loss RML (1)	0.03	%
Collected volatile condensable material CVCM (2)	0.01	%

- 1. LEO specification requirement: RML < 1 %.
- 2. LEO specification requirement: CVCM < 0.1 %

DS14860 - Rev 1 page 6/15



4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 SOD128Flat package information

The SOD128Flat package is made of a halogen free molding compound resin. This resin meets the flammability standard, UL94 level V0. It is graded MSL1 as per JSTD-020 moisture sensitivity.

The diode die is connected to the terminal leads with a copper clip for a high surge current rating. Its leads are 100 % matte-Sn plated and meet JESD 201 whisker test class 2.




Figure 8. SOD128Flat package outline

Note: This package drawing may slightly differ from the physical package. However, all the specified dimensions are ensured in millimeters.

Table 7. SOD128Flat package mechanical data


	Dimensions					
Ref.	Millir	neters	Inches (1)			
	Min.	Max.	Min.	Max.		
Α	0.93	1.03	0.037	0.041		
b	1.69	1.81	0.067	0.071		
С	0.10	0.22	0.004	0.009		
D	2.30	2.50	0.091	0.098		
E	4.60	4.80	0.181	0.189		
E1	3.70	3.90	0.146	0.154		
L	0.55	0.85	0.026	0.033		
L1	0.30 typ.		0.012 typ.			
L2	0.4	5 typ.	0.018	3 typ.		

^{1.} Inches values are indicative.

DS14860 - Rev 1 page 7/15



Figure 9. IPC recommended SOD128Flat footprint density level B in mm (inches)



DS14860 - Rev 1 page 8/15



5 Ordering information

Table 8. Ordering information

Order code	Quality level	Package	Lead finishing	Product marking	Mass	Base qty.	Packing
LEO1N5819AF	Flight model	SOD128Flat	Matte Tin	5819L	26.4 mg	500	Full reel

The development samples are identical to the flight model products to the exception of the minimum base quantity and the available documentation as per Section 6.3: Documentation.

DS14860 - Rev 1 ______ page 9/15



6 Other information

6.1 Product marking description

Figure 10. Product marking outline




Table 9. Product marking description

Field	Description
E3	Pb free logo
ST	ST logo
G	Eco level, G
PM	Product marking
E	Cathode mark band
F	Assembly location code
Y	Assembly year last digit
WW	Assembly week two-digit index

DS14860 - Rev 1 page 10/15



6.2 Packing information

The LEO1N5819 is provided in 500 pieces tape and reel. Its reel dimensions are described below.

Figure 11. SOD128Flat carrier tape outline, bottom view (not in scale)





Table 10. SOD128Flat tape carrier dimension data

Carrier tape typical dimension data								
Α	В0	D0	D1	F	К	P0	W	
4 ±0.1	4 ±0.1	1.5 ±0.1	1.55 ±0.05	5.5 ±0.05	1.25 ±0.05	2 ±0.05	12 ±0.2	

Figure 12. SOD128Flat tape-and-reel outline with package orientation and feed direction (not in scale)



Package orientation and feed direction




Table 11. SOD128Flat reel dimension data

	Base qty.	Reel dimension (mm)								
		A	B(max.)	С	D(min.)	E(max.)	F(min.)	G	T(max.)	
	500	12.4 ±0.5	18.4	13.2 +0.5/-0.2	60 ±0.5	330	20.2	2 ±0.5	0.10	

DS14860 - Rev 1 page 11/15



6.3 Documentation

In Table 12 is listed a summary of the documentation referring to each the flight model product delivery. This documentation is listed on printed paper in a dedicated envelope.

Table 12. Documentation provided for each type of product

Quality level	Documentation
Flight model	Certificate of conformance including: Customer name Customer purchase order number ST order confirmation number ST part number Product marking Delivered quantity Product date code Wafer lot number and manufacturing location Detail specification – Product datasheet Generic specification reference Radiation validation test RVT report reference Wafer lot acceptance report references, including: Assembly statistical process control SPC report Wafer lot characterization report Wafer lot reliability report

Lot acceptance test (LAT)

A lot acceptance test is achieved for each produced wafer diffusion lot: It includes a high temperature reverse bias reliability test (HTRB) and a characterization report. At start of production a TNID radiation test is also done by monitoring; it will be removed later if intrinsic radiation hardness is demonstrated. Those tests are referenced in the certificate of compliance of the delivered order.

DS14860 - Rev 1 page 12/15



Revision history

Table 13. Document revision history

Date	Revision	Changes
06-Dec-2024	1	Initial release.

DS14860 - Rev 1 page 13/15



Contents

1	Characteristics					
	1.1	Characteristics (curves)	4			
2	Radiation					
3	Outgassing					
4	Pac	kage information	7			
	4.1	SOD128Flat package information	7			
5	Ord	ering information	9			
6	Other information					
	6.1	Product marking description	10			
	6.2	Packing information	11			
	6.3	Documentation	12			
Rev	ision	history	13			



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS14860 - Rev 1 page 15/15