

# **SPSA068**

**Datasheet** 

## Automotive PMIC with BUCK and precise voltage reference for MCU applications



QFN32L Epad 5.0x5.0x1.0 mm



**Option** Blank

### **Features**



- Pre SMPS BUCK regulator, adjustable via NVM to 5.0 V, 3.3 V, 1.2 V at 0.5 A and 1.0 A load current, 0.4/2.4 MHz. Via external resistive divider, it can regulate a voltage between 5 V and 1.2 V.
- Precise voltage reference (1%), adjustable via NVM to 5.0 V, 3.3V, 1.2 V at 20 mA load current
- Standby mode Iq < 5 μA
- Low quiescent current, 50 μA, in low power active mode
- SPI interface with CRC
- Programmable soft start
- Voltage supervisors
- Spread frequency spectrum
- **Reset output**
- Adjustable window watchdog supervisors
- $V_{REF}$ , tracking of  $V_{BUCK}$  in power-up phase
- Short circuit protected outputs and Fault detection pin to microcontroller
- Low external components number
- Thermal warning and thermal shutdown

## **Description**

[SPSA068](https://www.st.com/en/product/SPSA068?ecmp=tt9470_gl_link_feb2019&rt=ds&id=DS14755) is a BUCK voltage regulator with a precise voltage reference for MCU applications. All the regulators have internal power switches.

The LPM allows the operation under light-load conditions reducing the quiescent current down to 50 μA typ.

An internal programmable memory allows selecting the main device parameters like output voltages and switching frequencies.

An SPI interface can be used for diagnostics, programming, monitor and external window watchdog.

The device offers a set of features to support applications that need to fulfill functional safety requirements as defined by automotive Safety Integrity Level.

## **1 Overview**

<span id="page-1-0"></span>S7

The SPSA068 is a PMIC composed by a synchronous current mode BUCK voltage regulator, with integrated LS and HS power-MOS, and a precise voltage reference. It offers flexibility and ease to use, together with a set of features that make it compliant to the commonly used microcontroller in car passenger applications that require functional safety. The product includes input and output monitors, independent band-gaps, ground loss monitors, digital and analog BIST, FAULT pin.

SPSA068 provides 2 different regulated voltages: there are a battery-compatible regulator with integrated MOS for loads up to 1 A and a 1% accurate reference voltage.

A window watchdog, a reset output and an SPI bus complete the product.

The output voltages can be selected via non-volatile memory cells that should be programmed before using the PMIC, since there is no default programming. The absence of external programming components guarantees precision and safety, since output voltages are not susceptible to variations due to the external environment. It also helps reduce the number of external components. Among programmable parameters there are the output voltages, the switching frequency, the spread spectrum disable, the protection intervention thresholds and the BUCK limiting current.

The device must be programmed at the customer's production line at first power-up.

The low power mode allows to supply components at a very optimized quiescent current, down to 50 μA. LPM can be activated by the SPI command and, if not required, it can be disabled by NVM configuration.

An SPI bus is used to program the PMIC and to communicate with the microcontroller. Through the SPI it is possible to provide a watchdog signal and communicate the status of the regulators in case of faults or warnings.

<span id="page-2-0"></span>

# **2 Block diagram and pin description**

## **2.1 Block diagram**



## **2.2 Pin description**

<span id="page-3-0"></span> $\sqrt{1}$ 



#### **Table 1. Pin description**





# <span id="page-5-0"></span>**3 Electrical specifications**

## **3.1 Absolute maximum ratings and operating voltage**



#### **Table 2. Absolute maximum ratings and operating voltage**

*1. In load dump, the PMIC remains active till 32 V.*

*2. Direct short to 20 V is not allowed when the device is in rec mode and fast discharge is enabled, max voltage allowed ≤ 8 V.*

*3. Direct short to 20 V not allowed when pin is asserted, max voltage allowed ≤ 8 V.*

## **3.2 Thermal data**

### **3.2.1 Thermal resistance**

#### **Table 3. Thermal data**



<span id="page-6-0"></span>

### **3.2.2 Thermal warning and protection**

#### **Table 4. Temperature thresholds**



## **3.3 Electrical characteristics**

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: Supply voltage according to the operating range of the [Table 2](#page-5-0); T<sub>J</sub> according to operating range of the Table 4.

#### **Table 5. Electrical characteristics**





# **SPSA068**





## **SPSA068**

**Electrical specifications**





<span id="page-12-0"></span>



## **3.4 Typical characteristics**









## <span id="page-13-0"></span>**4 Functional description**

## **4.1 Programming by NVM**

The device has an internal nonvolatile memory used to program the operating parameters. Programmable values are:

- BUCK\_VOUT\_SEL, output values: if '00' is 5 V, if '01' is 3.3 V, if '10' is 1.2 V (2 bits)
- BUCK\_FREQ, free running frequency: if '0' is 0.4 MHz, if '1' is 2.4 MHz (1 bit)
- BUCK\_CURR\_LIM, output current limitation: if '0' is 1.0 A, if '1' is 0.5 A (1 bit)
- BUCK\_PGND\_EN, ground loss detection: if '0' is disabled, if '1' is enabled (1 bit)
- BUCK OL EN, open load diagnosis: if '0' is disabled, if '1' is enabled (1 bit)
- BUCK\_SS\_CLK\_SEL, soft start duration: if '0' is 0.45 ms, if '1' is 1.1 ms (1 bit)
- BUCK\_UV\_L, UV threshold: if'1' is V<sub>BUCKUV</sub><sub>H\_0</sub>, if '0' is V<sub>BUCKUV</sub><sub>H\_1</sub> (1 bit). In case of 1.2 V configuration, it is mandatory to keep NVM configuration to default ( $V_{\text{BUCKUV-H-1}}$ )
- BUCK\_OV\_L, OV threshold: if '0' is V<sub>BUCKOV</sub> 0, if '1' is V<sub>BUCKOV\_1</sub> (1 bit)
- VREF\_OUT, VREF output voltage: if '00' is 5 V, if '01' is 3.3 V, if '10' is 1.2 V (2 bits)
- VREF\_UV\_L, UV threshold: if '0' is  $V_{REFUV}$  o if '1' is  $V_{REFUV}$  1 (1 bit)
- VREF\_OV\_L, OV threshold: if '0' is V<sub>REFOV\_0</sub> if '1' is V<sub>REFOV\_1</sub> (1 bit)
- Watchdog selection by WDI pin or through SPI (2 bits):
	- If NVM "WDG\_SEL" bits are '00' or '01': no watchdog
	- If NVM "WDG SEL" bits are '10': watchdog by PIN
	- If NVM "WDG SEL" bits are '11': watchdog by SPI
- Effect of WD failure on FSM. If WDG\_REC\_EN = 0, in SPI register, and WD\_REC\_EN = 0, in NVM register, a WD failure asserts NRST but not REC state: the device keeps an active state with all regulators running. If one of these bits is '1', NRST is asserted and FSM goes to REC state.
- Effect of BUCK UV/OV failure on FSM. If BUCK\_UV\_REC\_DIS = 1, a BUCK UV fail asserts NRST but not REC state: the device keeps an active state. If BUCK\_UV\_REC\_DIS = 0, a BUCK UV fail asserts NRST and the device goes to REC state. If BUCK\_OV\_REC\_DIS = 1,  $\overline{a}$  BUCK OV fail asserts NRST but not REC state: the device keeps an active state. If BUCK\_OV\_REC\_DIS = 0, a BUCK UV fail asserts NRST and the device goes to REC state.
- Effect of BUCK UV/OV failure on NRST. If BUCK\_UV\_RST\_DIS = 1, a BUCK UV fail does not assert NRST and the device goes to REC state. If BUCK  $U\overline{V}$  RST DIS = 0, a BUCK UV fail asserts NRST and the device goes to REC state. If BUCK OV\_RST\_DIS = 1, a BUCK OV fail does not assert NRST and the device goes to REC state. If BUCK  $O\overline{V}$  RST  $DIS = 0$ , a BUCK OV fail asserts NRST and the device goes to REC state.
- VREF\_POWERUP\_DIS chooses if VREF can be disabled or enabled through the SPI
- VREF\_DELAY sets the turn on delay after BUCK > BUCK\_UV\_th: 0 ms, 2.5 ms, 5 ms or 10 ms (2 bits)
- NRST\_RELEASE configures the release of NRST after the BUCK crosses its UV threshold or VREF crosses its UV threshold (1 bit) at power-up, with the possibility to add a delay, NRST\_DELAY, from 0 ms (no delay) to 2.5 ms, 5 ms or 10 ms (2 bits)
- LPM\_MODE\_DIS: if '0' the LPM mode is active, if '1' the WAKE\_LPM pin is ignored

If the PMIC has never been configured, the device automatically moves to NVM program mode to allow to program the desired configuration for the target application.

Write procedure is protected by CRC and shall be done by SPI interface. NVM PROGRAM operation can be performed only once.

The device embeds a 2 Kbits nonvolatile memory (NVM) where trimming bits are stored to calibrate the device and to configure it. The NVM area can read and written using the control register of SPI. The NVM is internally divided in 16 sectors, each of 128 bit (120 data bit and 8 CRC bit). Two different groups can be distinguished:

- 2 sectors: reserved trimming bits used to calibrate internal voltage and current (ST reserved)
- 1 sector: programmable by the user to configure the device

<span id="page-14-0"></span>

The MCU can read the configuration bits in NVM\_CONF\_STATUSx. The MCU can write the user trimming bits using the control register (WRITE\_TO\_NVM). The data stored in the SPI data register (NVM\_CONF\_CTRLx) is written inside the trimming registers of the main logic. Then, the user can decide to test the configuration by SPI command (register WRITE\_TO\_NVM with the command ENTER\_SIM\_MODE) or to upload the configuration directly inside the NVM (register WRITE\_TO\_NVM with the command NVM PROGRAM). When the operation is completed, a read operation starts automatically. The whole operation requires about 15 ms.

To simulate the user trimming bits, the procedure at start up is the following:

- 1. The MCU writes the configuration in NVM\_CONF\_CTRLx registers (N bits N SPI registers);
- 2. The MCU writes 0xAAAA (ENTER\_SIM\_MODE) to enter simulation mode by WRITE\_TO\_NVM register;
- 3. The MCU checks the programmed configuration at the end of power-up;
- 4. The MCU writes 0x5555 (EXIT\_SIM\_MODE) to exit from simulation mode by WRITE\_TO\_NVM register and it comes back to PROGRAM MODE.

Then, the user can configure again the trimming bits to test another configuration or can perform the NVM WRITE operation. After physical NVM WRITE operation, soft-trimming procedure will not be available.

To perform the NVM write operation, the procedure is the following:

- 1. The MCU writes the configuration in NVM\_CONF\_CTRLx registers (N bits N SPI registers);
- 2. The MCU sends the 0xF0F0 NVM\_WRITE\_CTRL (WRITE\_TO\_NVM) command;
- 3. The FSM validates write operation through CRC check of SPI command and NVM CODE. If the check fails, upload operation is discarded, otherwise upload is authorized;
- 4. Then the CRC (8 bits) is computed on the whole sector and data is transferred inside.

Then, the NVM\_PROGRAM\_DONE bit is set to '1'.



#### **Figure 5. NVM block diagram and write procedure**

### **4.2 BUCK**

The BUCK regulator operates in constant frequency peak current mode control to reduce the switching noise when the LPM is deactivated. The BUCK is enabled by the WKUP pin signal. The input voltage (VS) is compatible to the car passenger battery level. The switching frequency is set via NVM to 0.4 or 2.4 MHz with the possibility to have a spread spectrum (enabled by default and disabled via SPI). The output current can be programed via NVM to support 1.0 A and 500 mA loads.

The output voltage is programmed with internal memory cells to 3 possible values. 5 V, 3.3 V and 1.2 V. It is suggested to select the 1.2 V when the BUCK is supplied by a preregulated voltage. When configured to regulate 1.2 V, it is possible, with an external resistor divider, to select the desired regulated voltage between 1.2 V and 5 V. The user shall select a proper resistor divider value following the guidelines indicated in the [Section 9: Application information.](#page-38-0) The over current protection is always active. The soft start time can be set via NVM.

The BUCK regulator provides the following diagnostics:



<span id="page-15-0"></span>

- Monitor of the output voltage by an independent circuit for UV/OV detection with thresholds set via NVM
- Overtemperature detection by a thermal sensor
- Overcurrent detection and limitation on integrated HS and LS MOSFET
- PGND loss detection
- Open load diagnosis during BUCK startup phase and ACTIVE MODE

BUCK fault management:

- If a UV or OV fault occurs, the FAULT pin is asserted low and the corresponding fault bit is set inside the SPI register, where it can be read and cleared. NRST is asserted only if enabled by NVM, otherwise no reset occurs. If configured by NVM, UV or OV faults move the device to the REC state.
- If OT occurs, the power stage is switched OFF when thermal ADC conversion is ready (max 500 μs). The device goes in REC state and restarts when the device is cooled down. The corresponding SPI register bit is set and the FAULT pin is asserted.
- The load overcurrent limitation is a cycle by cycle protection: if the peak current reaches the overcurrent limit, the switcher starts a cycle-by-cycle operation to limit the current until the normal operation is reached. The corresponding fault bit (BUCK\_OC\_STAT) is set inside the SPI register. When the current is limited, the voltage is lower than the expected value, but the regulator is able to operate normally, also with the fault bit stored. The LS MOS overcurrent detection protects the BUCK against a short to battery fault on PH pin, when BUCK\_LS\_OC is detected the BUCK regulator goes in high impedance.
- PGND loss detection is able to detect, at power-up, before BUCK startup phase, a ground loss fault on PGND. The corresponding fault bit (PGND\_LOSS) is provided by SPI after t<sub>GL\_filter</sub> filter time. If configured by NVM, when the fault is detected at power-up the BUCK regulator is not enabled and the device moves to REC state (safe state). If PGND\_LOSS occurs during operation, PGND\_LOSS reacts immediately in the loop by forcing the minimum duty cycle, the BUCK continues to operate until the BUCK voltage goes below deep under the voltage threshold: when it happens, the BUCK is disabled and the device moves in a REC state.
- The open load detection is able to detect open FB pin fault, to protect the load (for example MCU) against over voltage events. The open load diagnosis works in a different way depending on the state of the device. During BUCK startup phase, a small pull-up current is provided to the FB pin; if the pin is open, FB goes above the BUCK\_OV\_L threshold, the digital FSM detects an OV and moves to REC state. During active mode, the pull-up current is disabled to avoid useless current consumption and impact the regulated voltage accuracy; if the FB pin is open, it goes below the BUCK deep under voltage threshold and, thanks to the integrated resistor divider, the digital FSM detects BUCK UV and moves to REC state. Open load diagnosis can be enabled or disabled by NVM bit.

### **4.3 VREF**

SPSA068 includes a 1% precise voltage reference output to supply a system ADC. The output voltage can be selected via NVM cells. This regulator is disabled in LPM.

VREF provides the following diagnostics:

- Monitor of the output voltage by an independent circuit for UV/OV detection
- Overcurrent detection and limitation in case of overload or short to ground

VREF fault management:

- In case of OV, the regulator is turned off, the fault SPI register bit is set and the FAULT pin is asserted low. The power stage is turned on again only after a read and clear cycle.
- In case of UV, the fault SPI bit is set and the FAULT pin is asserted. The rail is not turned off.
- In case of OC, after 4 ms, the SPI register fault bit is set and VREF turns off. The FAULT pin is asserted. VREF turns on again when OC is removed.

### **4.4 Wake up pin (WKUP)**

The maximum voltage this WKUP pin can sustain is limited to 40 V.

A higher voltage compliance level in the application can be achieved by applying an external series resistor between the WKUP pin and the external wake-up signal.

When the device is in STANDBY mode, it can be activated by a voltage above  $V_{WAKE-ON}$  threshold, with a minimum duration of t<sub>WAKE</sub> FILTER.

The device can be moved to STANDBY mode applying a voltage below  $V_{\text{WAKE-OFF}}$  threshold, with a minimum pulse width of t<sub>WAKE\_FILTER</sub> and waiting T<sub>PHOLD</sub> timer. PHOLD timer starts after the detection of t<sub>WAKE\_FILTER.</sub>

<span id="page-16-0"></span>

### **4.5 Reset and fault**

In ACTIVE mode, a reset signal is generated by SPSA068 at NRST pin in case of:

- BUCK UV (can be disabled by NVM)
- BUCK OV (can be disabled by NVM)
- PGND loss on BUCK regulator by PGND comparator or BUCKUV\_L threshold
- Watchdog failure (can be disabled by NVM)
- CLOCK stuck fault

The minimum pulse of NRST assertion lasts  $T<sub>NRST</sub>$ .



A FAULT signal, active low, is generated when one of the following events occurs:

- BUCK regulator fault
- **V<sub>REF</sub>** fault
- OT warning and shutdown
- SPI communication error (CRC)
- Powerup fault. It is an error generated during the power-up phase in case the regulators cannot complete their own power-up phase within T<sub>POWER</sub> ON TIMEOUT
- Digital bist error
- WD fail
- Clock monitor error
- Device is in REC mode

Furthermore, a FAULT signal is also generated after the LPM exit procedure is completed (toggling of  $T_{F\{All|T\}}$ ).

**Figure 6. Signal contribution to the reset**

<span id="page-17-0"></span>

### **4.6 Configurable watchdog and reset**

During normal operation, the watchdog monitors the microcontroller within a programmable trigger cycle. When the device is in ACTIVE mode, which means the power-up phase has been correctly performed and NRST signal has been released, the watchdog is started with a timeout (long open window TLW) to allow the microcontroller to run its own setup and then to start the window watchdog by setting an inner signal TRIG = 1. Subsequently, the microcontroller has to serve the watchdog by providing the watchdog trigger bit TRIG within the safe trigger area TSW. The trigger time is configurable by SPI. A correct watchdog trigger signal immediately starts the next cycle. A wrong watchdog trigger causes a watchdog failure.

WDI signal can be ignored, by setting a NVM bit, and SPI can be used as watchdog: in this case, a specific SPI register must be accessed and toggled by SPI within the watchdog window. If the register is not refreshed at the right time, a watchdog failure happens.

A 0 is written to the watchdog register at startup or when the device is reset. Via SPI it is necessary to continue to toggle the bit in the register within the watchdog window.

In case of a watchdog failure, a NRST is always asserted, and the device goes to REC mode or keeps in ACTIVE mode depending on WD\_REC\_en NVM configuration.

If NVM\_WD\_REC\_en = 1 the device goes to REC mode in case of WD failure, and the WD is not more sensed until the ACTIVE mode is reached again.

If NVM\_WD\_REC\_en = 0, the device keeps the ACTIVE mode in case of WD failure. It remains active in Long open window, but NRST asserts a small pulse (typ 8  $\mu$ s). If SPI\_WD\_REC\_en = 1, the device behavior is the same as NVM\_WD\_REC\_en = 1, but it expects to receive the WD signal from the SPI.

Configuration with NVM\_WD\_REC\_en = 0 is useful if voltages should be immediately active to initialize the system, regardless of the WD signal.

The following picture illustrates the watchdog behavior. The WD works in ACTIVE mode and if enabled at register level.

<span id="page-18-0"></span>

The watchdog trigger time is configured through the SPI. The change of this time is not limited to the long open window. It can be changed also in "Window mode" state. However, it is suggested to write these bits only during the long window, to avoid watchdog failures. Besides, the first trigger time should be < TLW (160 ms), after that, next trigger should happen between (previous Trigger\_ time + TSW\_min) and (previous Trigger\_ time + TSW\_max).





<span id="page-19-0"></span>

#### **Figure 10. Watchdog timing if WD\_REC\_en = 0**





The WD can be temporarily disabled by keeping the DBUG pin high. This allows software debugging in the development environment.

<span id="page-20-0"></span>

### **4.7 Spread spectrum**

SPSA068 features a triangular-modulation spread spectrum for 2.4 MHz at the modulation frequency of  $F_{spreadmod 2.4}$ , while for 400 kHz at  $F_{spreadmod 400}$ . The modulation frequency can be fixed or variable according to the SPI configuration: BUCK\_SS\_MAIN\_FIXED\_FMODE and BUCK\_SS\_AUX\_FIXED\_FMODE. In case of BUCK\_SS\_MAIN\_FIXED\_FMODE = '0', the  $F<sub>spread mod 2.4</sub>$  is randomically changed in a range of  $F_{\text{spread mod rand 2.4}}$ , while in case of BUCK\_SS\_AUX\_FIXED\_FMODE = '0' the  $F_{\text{spread mod 400}}$  is changed in a range of  $F_{spread\ mod\ rand}$  400, to avoid emissions in the audio band, and it is superposed to a higher frequency modulation of lower amplitude to ensure effectiveness in the whole frequency spectrum. Both spread spectrum's can be independently disabled by SPI.

### **4.8 Undervoltage and overvoltage (power-good)**

Output voltages are monitored: undervoltage and overvoltage information is provided through SPI. One SPI bit allows to select between two threshold options for each regulator.

The power on timeout for every regulator is a signal that is set to '1' if BUCK or VREF are not switched on after 3 ms. If the timeout expires, the relative power on the timeout is set and the device moves to REC state.

### **4.9 Temperature control**

The PMIC has a thermal sensor with ADC, positioned at the center of the chip to continuously monitor the temperature of the die.

In case the temperature reaches the thermal shutdown threshold, the outputs are shut down and the device moves in REC state.

A temperature warning is signaled by the FAULT pin, written in a register and read out by SPI.

Temperature information is updated every 500 μs and it is coded in the digital domain in unsigned 8 bit word provided into a SPI register.

Temperature is calculated with the following formula:

 $Temperature [°C] = 1.3706 \times CHIP\_TEMP < 15:8 > -77.402$  (1)

<span id="page-21-0"></span>

## **5 SPI format and register mapping**

A 32-bit SPI bus is used for bidirectional communication with the microcontroller and for functional and test purpose.

A write operation leads to a modification of the addressed data by the payload if a write access is allowed (for example control register, valid data). A read operation (based on previous communication request) shifts out the data present in the addressed register (out of frame data exchange protocol).

A read and clear operation will lead to a clear of addressed status bits. The bits to be cleared are defined first by payload bits set to 0.

#### **Table 6. SPI DI and SPI DO frames**



Logic content is reset only by POR activation, once VBAT1 falls below the POR threshold. WD\_TWIN is not reset by a reset command (or a WD fail) regardless of 'WD\_REC\_en' value.

#### **DI stream:**

- Bit 31: R/W flag. To select read (0) or write (1) operation
- Bit 30-23: SPI register address
- Bit 22-21: NVM CODE:
	- 00 NVM NOP (NVM code/address error: in case the address field is relative to NVM operation,SPI\_ERR is set)
	- 01 NVM SOFT TRIM (NVM code/address error: in case the address field is not relative to NVM operation,SPI\_ERR is set)
	- 10 NVM WRITE (NVM code/address error: in case the address field is not relative to NVM operation,SPI\_ERR is set)
	- 11 NVM NOP (NVM code/address error: in case the address field is relative to NVM operation,SPI\_ERR is set)
- Bit 20-5: Data to be written at a selected address
- Bit 4-0: CRC code

#### **DO stream:**

- Bit 31: Previous SPI communication error (frame length error, CRC error, MOSI stuck error, address error, NVM code/address error)
- Bit 30:NRST
- Bit 29: FAULT
- Bit 28:21: SPI register address (related to the previous transmission)
- Bit 20-5: Data read at selected address (related to previous transmission)
- Bit 4-0: CRC code
- *Note: Bit 29 and bit 30 reflect the current status of NRST pin and FAULT pin. Every time the relevant SPI register is accessed, an internal register will sample the current status of RSTB and FAULT pins, store them, then shift them out on SPI DO frame at the next SPI access.*

#### **Figure 12. SPI diagram**

<span id="page-22-0"></span>

DO is sampled by the microcontroller on CLK falling edge. DI is sampled by device on CLK falling edge. In case of writing operation selected, internal register is updated at CSN rising edge.

DO is reliable only when the BUCK is active (only in ACTIVE state), otherwise the internal pull-up is not supplied.

## **CSN**  $R/W = 1$   $\rightarrow$  R/W = 0 Write register X, data Y A Register X shifted out (data Y) Data out to be shifted out updated CLK DO DI

**Figure 13. SPI protocol diagram**

If SPI communication has some errors (no matter to which register), the write in data is discarded. In the next SPI communication, SPI error is communicated.



#### **Table 7. SPI parameters**

<span id="page-23-0"></span>



*Note: The setup and hold timings of the SPI controller have to be considered when selecting the maximum SPI CLK frequency. While the DI signal can switch up to 1 MHz, the DO pin is connected to an open drain structure, therefore the rise and fall times of the DO signal need to be calculated as a function of the pull-up resistor (RDO\_PullUp), the capacitive load (CDO\_load) and the input high level and input low level thresholds of the SPI controller (see the Figure 14).*





PMIC - SPI server

<span id="page-24-0"></span>



$$
t_{DO.rise} = -C_{DO.load} \times R_{DO.PullUp} \times In \left(1 - \frac{V_{in.HighLevel.uC\_Port}}{V_{PullUp. Supply}}\right)
$$
\n(3)

The SPI protocol is defined by frames of 32 bits with 5 bits of CRC (cyclic redundancy check) in both input and output directions. The polynomial calculation implemented is:

$$
g(x) = x^5 + x^2 + 1 \tag{4}
$$

With INIT value equal to 5'b11111

The "forward" architecture is not a pure polynomial divider. The CRC value of the "input sequence" can be read on the register bits just after the last input sequence's bit has entered the architecture.



*In "forward" architecture, not only the CRC MSB, but also the Sequence Input enters the injection points*

<span id="page-25-0"></span>

## **5.1 Register mapping**

When registers are not written, their default state is the one shown in the respective map.



#### **Table 8. SPI register mapping**











### **SPSA068 SPI format and register mapping**



<span id="page-31-0"></span>

## **6 Device operating mode**

SPSA068 can work in different operative modes according to input/SPI signals, NVM/SPI settings, fault management and regulators status.



#### **Figure 17. Device operating mode chart**

#### **Shutdown mode**

In shutdown mode the supply battery VS is not present and all regulators are OFF. A rising edge on VS line triggers a "first switch to battery" procedure. The device is switched-on, and moves to INIT state, where NVM content is downloaded and the NVM check is executed. If the NVM is programmed and WKUP pin remains low, the device moves to standby mode, otherwise it moves to NVM programming mode.

#### **Program mode**

In program mode it is possible to both simulate and write the configuration in the NVM through the SPI. It is recommended to simulate the configuration before sending the write command, since after the first write operation it is not possible to modify again the physical values inside the NVM. After performing the soft-trimming (see the [Section 4.1: Programming by NVM\)](#page-13-0), it is necessary to send a SPI frame command to enter the simulation mode. The device moves to INIT state and continues the power-up sequence with the selected configurations. After the end of the simulation mode, the SPSA068 goes back in program mode by EXIT\_SIM\_MODE command. If the user sends the command to physically program the NVM, the NVM is written with the programming bit to '1'. After that, the SPSA068 moves to INIT state.



#### **Standby mode**

In standby mode, all the regulators are OFF and current consumption is very low, only the standby logic is biased. A low to high transition on WKUP pin moves the IC to INIT mode. If VS falls below POR threshold, the device goes back to shutdown mode.

Standby mode is, by definition, a safe state.

### **INIT mode**

In INIT mode all the functional checks on analog and digital circuitry are performed:

- NVM check: data integrity is verified by CRC check and NVM PROGRAM bit is checked
- Analog BIST on relevant monitor
- Digital BIST(apart FAULT and NRST check)
- Check if VS is ok
- BUCK PGND loss check
- Overtemperature self-test

In case of one of this check fails, the device moves to REC state (FAULT pin kept asserted).

DBIST runs also in ACTIVE state. In case of issues during DBIST, the IC moves to REC mode and the FAULT pin is asserted.

Besides, DBIST includes:

- Clock stuck
- NRST and FAULT assertion and path are checked (only in ACTIVE mode)
- WD logic

If all the checks are completed without any fail, SPSA068 moves to REG\_START\_UP mode. A transition (high to low) on WKUP moves the state machine back to STANDBY.

#### **BUCK and VREF startup mode**

When the device moves to BUCK startup mode, the Buck regulator is turned on. After the BUCK crosses the UV threshold, the device moves to VREF startup mode, where VREF is turned on. If VREF is not part of the power on sequence, now it can be turned on by SPI, if requested.

When the BUCK starts the power-up phase, a power good timer starts, whose duration is typically 3 ms. If BUCK\_UV goes low before the timer expires, the device moves to VREF startup, where VREF is turned on after the NVM programmed delay.

We can have two possible scenarios:

- BUCK power-up phase fails, that means BUCK\_UV is still '1' after timeout: the device moves to REC phase (VREF kept OFF)
- VREF power-up phase fails: the FAULT pin is asserted and NRST signal is kept low according to NVM configuration. If the VREF power-up phase fails, a retry immediately starts. The retry phase is done three times: if the fail is still present, then the device moves to REC state. While, if VREF is activated in ACTIVE mode by SPI or after exiting from LPM, VREF\_UV is masked until T<sub>POWER</sub> ON TIMEOUT is expired, otherwise the FAULT pin is asserted.

NRST signal release can be programmed via NVM:

- If only the BUCK is enabled in NVM, it is released after the BUCK is inside the target regulation
- If both the BUCK and the VREG are enabled in NVM, it is released after BUCK and VREF are both inside the target regulation

Moreover, NRST release can be delayed according to POWER\_ON\_DELAY bits programmed by NVM.

#### **REC mode**

When the IC moves from the active to REC state, all regulators switch off at the same time.

In this state, the FAULT pin is asserted and NRST is kept low according to NVM. There are 2 ways to move the device out of REC:

- A transition high to low on WKUP pin moves the IC back to Standby MODE, where the FAULT pin is deasserted.
- If WKUP pin is kept high for a time longer than Twk rec and the IC goes in REC mode less than a number of times (3 times if WAKE\_INF\_RETRY\_EN = 0, infinite times if WAKE\_INF\_RETRY\_EN = 1), then the device moves from REC to INIT and restarts again.

<span id="page-33-0"></span>When the chip enters the REC mode, all the functions of the IC are switched off, only internal regulators and main logic are always enabled. In case the device moves to REC mode due to a fault that disables VREF and BUCK, their voltage are discharged by an internal fast discharge current typical of 12 mA.

REC mode is the "safe state" of the device when WKUP pin is HIGH.

#### **ACTIVE mode**

In ACTIVE mode the regulators are ON and the device is controlled by SPI: VREF can be turned on and off via SPI.

If a fault occurs, the device can stays in ACTIVE mode or moves to REC, depending on the kind of fault.

- BUCK UV/OV, if relative NVM bit is set to '1', moves the IC to the REC phase.
- WD failure asserting NRST depends on NVM bit WD\_REC\_EN: if WD\_REC\_EN = 1, the PMIC moves to REC phase; if WD\_REC\_EN = 0, the PMIC keeps in ACTIVE mode.
- OT thermal shutdown moves the IC to REC mode
- BUCK PGND loss and buck open load moves the device to REC mode

WKUP pin is continuously monitored: if the signal goes low after a filtering time, then SPSA068 goes back to standby mode state after the proper power down phase. If WKUP is set to '0', PHOLD timer is activated, and FAULT is asserted.

If WKUP is set to '1' before the timer expires, FAULT pin is deasserted and the device remains ACTIVE. Otherwise, if the PHOLD timer expires, the device is switched off.

#### **LOW POWER mode**

The low power mode is enabled by NVM. The low power mode maximizes the efficiency at light-load. The LPM operation satisfies the requirements of the applications directly and constantly connected to the car battery, that have to operate when the engine is off. The typical load when the car is parked is represented by a microcontroller in standby mode with memory content still present (total load is around 10 - 50 μA).

In low power mode only the BUCK is enabled. In LPM the Buck operates with lower and variable frequency depending on the load current.

The LPM is activated by a dedicated SPI command ans deactivated by the WAKE\_LPM pin as soon as the microcontroller receives the wake-up command from the system.

If no fault is active, after the LPM entering procedure is received, the device enters the LPM and the NRST pin is kept HIGH (no asserted). In LPM, the NRST pin cannot be asserted by any source.

After the LPM exiting procedure is received, the device moves to ACTIVE mode and the NRST is kept high The FAULT pin kept high in LPM.

The FAULT pin toggles as soon as device goes back in ACTIVE mode. After the FAULT toggles, the MCU can absorb lactive current.

The WKUP pin is continuously monitored.

If WKUP is set to '0', after a filtering time ( $t_{\text{WAKE}}$   $_{\text{filter}}$ ) SPSA068 moves to ACTIVE mode.

When WKUP is '0', the PHOLD timer is active, while the FAULT pin remains asserted.

Then, if WKUP is set again to '1' before the timer expires, the FAULT is deasserted and the device remains ACTIVE.

Otherwise, if the PHOLD timer expires, SPSA068 moves to STANDBY mode.

#### **Figure 18. Example of LPM communication**



*In case of FAULT during the LPM request, LPM entering is aborted.*

*The device moves to REC state. In case WAKE\_LPM is set high during T LPM\_EN, LPM entering is aborted.*

#### WAKE\_LPM is ignored in ACTIVE MODE

If WAKE\_LPM is already active (set to '1') when the LPM request is done, LPM enter will be aborted.

ACTIVE PATTERN

<span id="page-34-0"></span>

## **Figure 19. FAULT signal behavior** ACTIVE MODE LPM MODE LPM PATTERN RECEIVED + BUCK LPM READY **FAULT** ACTIVE MODE LPM EXIT RECEIVED -THROUGH WAKE\_LPM pin BUCK ACTIVE READY Time needed to re-activate primary buck



<span id="page-35-0"></span>

## **7 Power-up sequence**

The state machine that controls the power on of the BUCK and the VREF is shown in the following figures.



<span id="page-36-0"></span>

<span id="page-37-0"></span>

# **8 Safety concept**

## **8.1 FSR and TSR list**

Below table shows Functional Safety Requirements (FSR) and Technical Safety Requirements (TSR)

#### **Table 9. Functional safety requirements**



#### **Table 10. Technical safety requirements**



*1. Depending on NVM configuration.*

<span id="page-38-0"></span>

# **9 Application information**

In the below picture, the SPSA068 typical application circuit is shown. The same application circuit is used for both 400 kHz and 2.4 MHz switching frequencies: only the BUCK inductor must be changed in according to the chosen switching frequency (see the [Table 11\)](#page-39-0).





<span id="page-39-0"></span>





### **Table 11. External components**

![](_page_40_Picture_1.jpeg)

<span id="page-40-0"></span>V

SPSA068 converter implements an output voltage "closed loop control" (see the Figure 23).

If the output voltage is configured as 5 V or 3.3 V, the "error amplifier" sense terminal is connected to an internal voltage divider designed to get the assigned output voltage. If 1.2 V is configured, the FB pin is directly connected to the "error amplifier" sense terminal.

![](_page_40_Figure_4.jpeg)

![](_page_40_Figure_5.jpeg)

An external voltage divider can be inserted to allow to set output voltage at any value between 1.2 V and 5 V, different from the 3.3 V or 5 V (see the [Figure 24\)](#page-41-0). Once the Vout is chosen, the Rx and Ry resistors must be calculated in accordance with:

$$
Vfb = Vout \times \frac{R2}{(R1 + R2)} = Vout \times \frac{1}{\left(1 + \frac{Rx}{Ry}\right)}
$$
\n<sup>(5)</sup>

Where  $Vfb = 1.2 V$ So the external resistors ratio is defined as:

$$
\frac{Rx}{Ry} = \frac{Vout}{Vfb} - 1\tag{6}
$$

The Rx and Ry values should be selected to reduce the current through the divider.

<span id="page-41-0"></span>![](_page_41_Figure_2.jpeg)

### **Figure 24. Typical application circuit with external resistors**

<span id="page-42-0"></span>![](_page_42_Picture_0.jpeg)

## **10 Package information**

To meet environmental requirements, ST offers these devices in different grades of [ECOPACK](https://www.st.com/ecopack) packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: [www.st.com.](http://www.st.com) ECOPACK is an ST trademark.

## **10.1 QFN32L (5.0x5.0x1.0 mm Epad WETT. FLANKS) package information**

**Figure 25. QFN32L (5.0x5.0x1.0 mm Epad WETT. FLANKS) package outline**

![](_page_42_Figure_6.jpeg)

<span id="page-43-0"></span>![](_page_43_Picture_1.jpeg)

![](_page_43_Picture_219.jpeg)

### **Table 12. QFN32L (5.0x5.0x1.0 mm Epad WETT. FLANKS) package mechanical data**

# <span id="page-44-0"></span>**Revision history**

### **Table 13. Document revision history**

![](_page_44_Picture_38.jpeg)

![](_page_45_Picture_0.jpeg)

## **Contents**

![](_page_45_Picture_17.jpeg)

![](_page_46_Picture_0.jpeg)

# **List of tables**

![](_page_46_Picture_123.jpeg)

![](_page_47_Picture_0.jpeg)

# **List of figures**

![](_page_47_Picture_218.jpeg)

#### **IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks.](http://www.st.com/trademarks) All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved