

# **SR5E1E3, SR5E1E5, SR5E1E7**

# **Datasheet**

automotive MCU 2x cores, 300 MHz, 2 MB flash, rich analog, SR5 E1 line of Stellar electrification MCUs - 32-bit Arm® Cortex®-M7 104 ps 24-ch high-resolution timer, HSM, and ASIL D



eTQFP100  $(14 \times 14 \times 1.0 \text{ mm})$ 



eTQFP144  $(20 \times 20 \times 1.0 \text{ mm})$ 



el OFP176  $(24 \times 24 \times 1.4 \text{ mm})$ 





# **Features**



- SR5 high-performance analog MCUs offering:
	- Digital and analog high-frequency control requested by new widebandgap technologies (silicon carbide and gallium nitride)
	- Superior real-time and functional safety performance (ASIL-D capability)
	- Built-in fast and cost-optimized OTA (over-the-air) reprogramming capability (with built-in dual-image storage)
	- High-speed security cryptographic services (HSM)

# **Cores**

- 2× 32-bit Arm® Cortex®‑M7 with double-precision FPU, L1 cache and DSP instructions running at up to 300 MHz to reach 1284 DMIPS/2.14 DMIPS/MHz/ core (Dhrystone 2.1)
	- Split-lock configuration, allowing either 2 cores in parallel or 1 core in lockstep configuration
- 2 DMA engines in lockstep configuration

# **Memories**

- Up to 2 MB on-chip flash memory with read while write support
	- 1920 KB code flash memory split in two banks allowing 960 KB OTA reprogramming
	- 160 KB HSM dedicated code flash memory
- 96 KB data flash memory (64 KB + 32 KB dedicated to HSM)
- 488 KB on-chip general-purpose SRAM:
	- 2× 32 KB instruction TCM + 2× 64 KB data TCM
	- 256 KB system RAM
	- 40 KB HSM dedicated system RAM

# **Security: hardware security module (HSM)**

- Cybersecurity ISO/SAE 21434 compliance (refer to the cybersecurity reference manual for details)
- On-chip high-performance security module with EVITA medium support with dedicated RAM and flash memory
- Based on a Cortex®-M0+ core running at up to 150 MHz
- Hardware accelerator for symmetric cryptography



#### **Safety: comprehensive new generation ASIL-D safety concept**

- State of the art safety measures at all level of the architecture for most efficient implementation of ISO26262 ASIL-D functionalities
- FCCU for collection and reaction to failure notifications with enhanced configurability
- Memory error management unit (MEMU) for collection and reporting of error events in memories
- Cyclic redundancy check (CRC) unit

# **Enhanced peripherals for fast control loop capability**

- 12 timers:
	- 2× HRTIM (high-resolution and complex waveform builder) in total: 12× 16-bit counters, up to 102 ps resolution, 24 PWM
	- 2× 16-bit 6-channel advanced control timers in total, with up to 12× PWM
	- $2 \times 32$ -bit general purpose timers in total, with up to  $8 \times$  IC/OC/PWM or pulse counter and quadrature encoder input
	- 4× 16-bit general purpose timers in total, with up to 11× PWM, 2 of which paired
	- 2× 16-bit basic timers
- Enhanced analog-to-digital converter system with:
	- 5 separate 12-bit SAR analog converters, 8 channels each. Sampling rate up to 2.5 MSPS in single mode, 5 MSPS in dual mode
	- 2 separate 16-bit sigma-delta analog converters
- 12-bit digital-to-analog converters (DAC)
	- 2 buffered external channels 1 MSPS
	- 8 unbuffered internal channels 15 MSPS
- 8 rail-to-rail analog comparators, 50 ns propagation delay
- Hardware accelerator
	- 1× CORDIC for trigonometric functions acceleration

# **Communication interfaces**

- 4 modular controller area network (MCAN) modules, all supporting flexible data rate (ISO CAN-FD)
- 3 UART modules with LIN functionality
- 4 serial peripheral interface (SPI) modules, 2 multiplexed with I²S interfaces
- 2 I²C modules

### **Advanced debug and trace for high-performance automotive application development**

- Built around Arm® CoreSight™-600
- Debug interface: Arm® CoreSight™ JTAG (IEEE 1149.1) or SWD
- 4 KB embedded trace FIFO for both on- and off-chip tracing
- Trace port for off-chip tracing: parallel trace port configurable from 1 to 8 data lines

#### **Others**

- Power efficiency management, through separate power modes for any selected cores, peripherals or memories
- Boot assist flash (BAF) supports factory programming using a serial loader through CAN or UART
- Junction temperature range -40 °C to 150 °C
- Integrated power supply scheme:
	- Integrated internal SMPS regulator
	- 3.3 V supply & GPIOs



# **1 Introduction**

# **1.1 Document overview**

This document provides electrical specifications, pin assignments, and package diagrams for the SR5E1E3, SR5E1E5, SR5E1E7 microcontroller units (MCUs). For functional characteristics, refer to the device reference manual.

*Note: For information on the Cortex®*‑*M7 and Cortex®*‑*M0+ cores, refer to the technical reference manuals, available from the www.arm.com website.*

*Note: Arm and the Arm logo are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.*

arm

# **1.2 Description**

The SR5E1E3, SR5E1E5, SR5E1E7 MCU family has been designed to meet the enhanced digital control and high-performance analog requirements requested by the new wide bandgap power technologies, silicon carbide and GAN, from power conversion applications such as on-board charger and DC/DC converters as well as advanced motor control like traction inverter applications.

SR5E1E3, SR5E1E5, SR5E1E7 also offer superior real-time and safe performance with the highest ASIL-D capability, security cryptographic services (HSM) and high efficiency OTA reprogramming capability.

# **1.3 Device features**

The following table lists a summary of major features for the SR5E1E3, SR5E1E5, SR5E1E7. A detailed description of the functionality provided by each on-chip module is given later in this document.



#### **Table 1. Features list**



# **SR5E1E3, SR5E1E5, SR5E1E7**

**Introduction**





**Introduction**





# **Table 2. SR5E1E3, SR5E1E5, SR5E1E7 product selector**



# **1.4 Block diagram**

The figure below shows the top-level block diagram.

#### **Figure 1. Block diagram**



# The figure below shows the peripheral block diagram.

### **Figure 2. Peripheral allocation**



SR5E1E3, SR5E1E5, SR5E1E7 **SR5E1E3, SR5E1E5, SR5E1E7** Introduction **Introduction**

**RCC HSEM** A H B 1 –  $H = 1 -$ **CRC** CORDIC AHB Periphs Quster 1-300 MHz DMA2 AHB Periphs Cluster 1 – 300 MHz ADC3, ADC4, ADC5 DAC<sub>3</sub> DAC4 COMP\_ITF2 WWDG1 WWDG2 IWDG1 IWDG2 CMU1,...,CMU5 RTC TIM2 TIM3 TIM6 A PB 1 – TIM7 PB1 TIM TS I2C1 AR APB Peripheral Cluster 1 – 75 MHz  $\overline{12C2}$  $\overline{\sigma}$ SPI2 ╺ S<sub>PI3</sub> UART2  $\frac{1}{2}$ UART3 MEMU2 ő IMA  $\dot{a}$ CEM0...14 **NH2 FCCU** STCU<sub>3</sub> Flash Reg Itf Alt Flash Reg Itf HSM2HOST Reg Itf PLL0\_DIG PLL1\_DIG **SSCM PASS** TDM



**page 8/98**



# **2 Package pinouts and signal descriptions**

Refer to the SR5E1E3, SR5E1E5, SR5E1E7 I/O definition technical note.

- Package pinouts
- Pin descriptions:
	- Power supply and reference voltage pins
	- System pins
	- Generic pins



# **3 Electrical characteristics**

# **3.1 Introduction**

The present document contains the electrical specification for the 40 nm family 32-bit MCU SR5E1E3, SR5E1E5, SR5E1E7 products. Refer to the device reference manual for the details.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" (controller characteristics) is included in the "Symbol" column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" (system requirement) is included in the "Symbol" column.

The electrical parameters shown in this document are classified by various methods. To give the customer a better understanding, the classifications listed in the table below are used and the parameters are tagged accordingly in the tables where appropriate.



#### **Table 3. Parameter classifications**

<span id="page-10-0"></span>

# **3.2 Absolute maximum ratings**

The table below describes the maximum ratings for the device. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.



#### **Table 4. Absolute maximum ratings**

<span id="page-11-0"></span>

# **SR5E1E3, SR5E1E5, SR5E1E7**

**Electrical characteristics**



- *1. VDD\_LV: allowed 1.36 V 1.45 V for 1 hour cumulative time at the given temperature profile. Remaining time allowed 1.345 V 1.36 V for 10 hours cumulative time at the given temperature profile. Remaining time as defined in Section 3.3: Operating conditions.*
- *2. VDD\_HV\_\*: allowed 3.45 V 3.8 V (a maximum of 3.6 V for VDD\_HV\_OSC) for 1 hour cumulative time at the given temperature profile, for 10 hours cumulative time with the device in reset at the given temperature profile. Remaining time as defined in Section 3.3: Operating conditions.*
- *3. The maximum input voltage on an I/O pin depends on the maximum associated I/O supply voltage. For the injection current condition on a pin, the voltage is equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3 V can be used for nominal calculations.*
- *4. The relative value can be exceeded if design measures are taken to ensure the injection current limitation (parameter IINJ).*
- *5. This limitation applies to pads with digital input buffer enabled. If the digital input buffer is disabled, there are no maximum limits to the transition time.*
- 6. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in Section 3.8.3: I/O pad *[current specifications.](#page-23-0) It is important to ensure that the sum of the injected currents does not exceed the current induced by the application on this supply domain. Exceeding such a value can cause the voltage on the supply domain to raise above the absolute maximum rating of this supply domain.*

*7. Solder profile per IPC/JEDEC J-STD-020D.*

*8. Moisture sensitivity per JDEC test method A112.*

#### **Related links**

*3.3 Operating conditions on page 12*

*[3.8.3 I/O pad current specifications on page 24](#page-23-0)*

*[3.8.1 I/O input DC characteristics on page 18](#page-17-0)*

*[3.12.1 ADC input description on page 35](#page-34-0)*

*[3.12.2 SARADC 12-bit electrical specification on page 36](#page-35-0)*

# **3.3 Operating conditions**

The table below describes the operating conditions for the device, and for which all the specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded or the functionality of the device is not guaranteed.



#### **Table 5. Operating conditions**



<span id="page-12-0"></span>

**Electrical characteristics**



*1. The ranges in this table are design targets and actual data may vary in the given range.*

- *2. Maximum operating frequency is applicable to the cores and platform of the device. Refer to the device reference manual, Clocking chapter, for more information on the clock limitations for the various IP blocks on the device.*
- *3. Core voltage is measured on device pin to ensure published silicon performance. This value is provided as information, but it is controlled internally by PMU. External low voltage supply is not supported in functional mode.*
- *4. In the range [1.265-1.225] V the device functionality and specifications are ensured, but this interval is to be considered as a transient, in accordance with the mission profile, to ensure the product reliability. In the range [1.225-1.222] V, the device functionality is ensured, but this interval is to be considered as a transient. In the range [1.222-1.118] V, the device functionality is granted and the device is expected to receive a flag by the internal LVD119 monitors to warn that the regulator providing the VDD\_LV supply, exited the expected operating conditions. If the internal LVD119 monitors are disabled by the application, then an external voltage monitor with minimum threshold of VDD\_LV(min) = 1.19 V measured at the device pad, has to be implemented. Refer to [Section 3.13.3: Voltage monitors](#page-55-0) for the list of available internal monitors and to the device reference manual for the configurability of the monitors.*

<span id="page-13-0"></span>

- *5. In the range [1.31-1.345] V the device functionality and specifications are ensured, but this interval is to be considered as a transient, in accordance with the mission profile, to ensure the product reliability. In the range [1.345-1.361] V, the device functionality is ensured, but this interval is to be considered as a transient. In the range [1.361-1.399] V, the device functionality is granted and the device is expected to receive a flag by the internal HVD140 monitors to warn that the regulator providing the V<sub>DDLV</sub> supply, exited the expected operating conditions. Refer to [Section 3.13.3: Voltage monitors](#page-55-0) for the list of available internal monitors and to the device reference manual for the configurability of the monitors. Possible permanent failure over 1.4 V.*
- *6. In the range [3.012-3.15] V, the device functionality is ensured, but this interval is to be considered as a transient, in accordance with the mission profile, to ensure the product reliability. In the range [3.012-2.898] the device functionality is granted and the device is expected to*  receive a flag by the internal LVD290 monitors . Refer to [Section 3.13.3: Voltage monitors](#page-55-0) for the list of available internal monitors and to the *Reference Manual for the configurability of the monitors.*
- *7. In the range [3.45-3.651] V, the device functionality is ensured, but this interval is to be considered as a transient, in accordance with the mission profile, to ensure the product reliability. In the range [3.651-3.799] the device functionality is granted and the device is expected to receive a flag by the internal UVD380 monitors . Refer to [Section 3.13.3: Voltage monitors](#page-55-0) for the list of available internal monitors and to the Reference Manual for the configurability of the monitors.*
- *8. To be always ensured VDD\_HV\_SD\_DAC\_COMP ≥ HV\_REFH\_SD.*
- *9. To be always ensured V<sub>DD</sub><sub>HV</sub> sAR*<sup>2</sup> HV\_REFH\_SAR.
- 10. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in Section 3.8.3: I/O pad *[current specifications.](#page-23-0)*
- 11. The I/O pins on the device are clamped to the I/O supply rails by ESD protection. When the voltage of the input pins is above the supply rail, *the current is injected through the clamp diode to the supply rails, with diode voltage drop varying across the temperature.*
- 12. Full device lifetime. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. Refer to *[Section 3.2: Absolute maximum ratings](#page-10-0) for maximum input current for reliability requirements.*
- *13. Positive and negative dynamic current injection pulses are allowed up to this limit, with different specifications for I/O, ADC accuracy and analog input. Refer to the dedicated chapters for the different specification limits. See the [Table 4. Absolute maximum ratings](#page-10-0) for maximum input current for reliability requirements. Refer to the following pulses definitions: Pulse1 (ISO 7637-2:2011), Pulse 2a(ISO 7637-2:2011 5.6.2), Pulse 3a (ISO 7637-2:2011 5.6.3), Pulse 3b (ISO 7637-2:2011 5.6.3).*

#### **Table 6. TCM wait states configuration**



#### **Table 7. PRAM wait states configuration**



# **Related links**

*[3.2 Absolute maximum ratings on page 11](#page-10-0)*

*[3.8.3 I/O pad current specifications on page 24](#page-23-0)*

*[3.12.1 ADC input description on page 35](#page-34-0)*

*[3.13.3 Voltage monitors on page 56](#page-55-0)*



### **3.3.1 Power domains and power up/down sequencing**

The following table shows the constraints and relationships for the different power domains. Supply1 (on rows) can exceed Supply2 (on columns), only if the cell at the given row and column is reporting 'ok'. This limitation is valid during power-up and power-down phases, as well as during normal device operation.



#### **Table 8. Device supply relation during power-up/power-down sequence**

During power-up, all functional terminals are maintained in a known state as described in the device pinout Excel file attached to the SR5E1E3, SR5E1E5, SR5E1E7 I/O definition technical note.

# **3.4 Electrostatic discharge (ESD)**

The following table describes the ESD ratings of the device.

#### **Table 9. ESD ratings**



*1. Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature. Maximum DC parametrics variation within 10% of maximum specification".*

*2. All ESD testing is in conformity with CDF-AEC-Q100 stress test qualification for automotive grade integrated circuits.*

*3. This parameter tested in conformity with ANSI/ESD STM5.1-2007 electrostatic discharge sensitivity testing.*

*4. This parameter tested in conformity with ANSI/ESD STM5.3-1990 charged device model - component level.*

# **3.5 Electromagnetic emission characteristics**

EMC measurements at integrated circuit level IEC standards can be requested to STMicroelectronics.



300 MHz nominal frequency is not suggested as operative frequency due to possible EMC emission in the GNSS band. Suggested operative (max) frequency is 306.7 MHz, refer to Reference Manual "Clock tree" and PLLs divider registers (PLL0DV and PLL1DV).

# **3.6 Temperature profile**

The device is qualified in accordance to AEC-Q100 Grade1 and customers' requirements.

# **3.7 Device consumption**

The total device consumption seen from the HV domain is the sum of the total dynamic current on the high voltage supply and the leakage current seen on the high voltage domain (from LV domain through SMPS) for the selected temperature. So, it is:  $I_{TOT} = I_{DD_HV} + I_{DD_HV\_SMPS_LKG}$ .

The following table reports each single contributor factor to the device consumption.

Refer to [Figure 3. Device consumption measurement](#page-16-0) to see where each contributor is measured.



#### **Table 10. Device consumption**

*1. The ranges in this table are design targets and actual data may vary in the given range.*

*2. The leakage considered is the sum of core logic and RAM memories. The contribution of analog modules is not considered, and they are computed in the dynamic I<sub>DD\_LV</sub>* and I<sub>DD\_HV</sub> parameters.

<span id="page-16-0"></span>

- *3. Motor control application configured to drive single field-oriented control (FOC) 3-phase permanent magnet motors with ICS topology power stage (in open-loop). Position sensors used are encoder and sensor-less algorithms. IPs involved: Single core, 2× ADC channels, 6× timer channels (PWM generation), 2× timer channels (encoder), UART, DAC, CORDIC, xx I/O pins (yy configured as toggling output pins at different frequencies), GPIOs.*
- *4. Full case profile 2× M7 cores in lockstep. IPs involved: 5× SARADCs, 2× SDADCs, COMPs, 6× timer channels (PWM generation), 24× HRTIM channels (PWM generation), UART, DAC, CORDIC, 2× SPIs, CAN, 65 I/O pins (40 configured as toggling output pins at different frequencies), GPIOs.*
- *5. IDD\_HV\_SMPS\_\_LKG (leakage current) and IDD\_HV\_SMPS (dynamic current) are reported as separate parameters, to give an indication of the consumption contributors. The tests used in validation, characterization and production are verifying that the total consumption (leakage+dynamic) is lower than or equal to the sum of the maximum values provided (IDD\_HV\_SMPS\_\_LKG + IDD\_HV\_SMPS ). The two parameters, measured separately, may exceed the maximum reported for each, depending on the operative conditions and the software profile used.*
- *6. IDD\_LKG (leakage current) and IDD\_LV (dynamic current) are reported as separate parameters, to give an indication of the consumption contributors. The tests used in validation, characterization and production are verifying that the total consumption (leakage+dynamic) is lower than or equal to the sum of the maximum values provided (* $I_{DD_LKG}$  *+*  $I_{DD_LV}$ *). The two parameters, measured separately, may exceed the maximum reported for each, depending on the operative conditions and the software profile used.*
- *7. Main core dynamic consumption contribution based on motor control profile. Dedicated I/D-caches and I/D-TCMs contribution are not included.*
- *8. Dynamic current reduction with the main core in CSleep, based on the full case profile.*
- *9. The current spike can occur during a normal operation that is above average current, measured on application specific pattern. Internal schemes must be used (for example frequency ramping, feature enable) to ensure that incremental demands are made on the external power supply. Refer to [Section 3.13: Power management](#page-51-0) for the details and the external component requirements.*
- *10. This specification is the maximum value and is a boundary for the dl specification.*
- *11. Condition 1: for power, on period from 0 V up to normal operation with reset asserted. Condition 2: from reset asserting until PLL running free. Condition 3: increasing PLL from free frequency to full frequency. Condition 4: reverse order for power down to 0 V.*
- 12. *I<sub>DDOFF</sub>* is the minimum ensured consumption of the device during power-up.





<span id="page-17-0"></span>

# **3.8 I/O pad specification**

The following table describes the different pad type configurations.





*Note: Each I/O pin on the device supports specific drive configurations. Refer to the signal description table in the device reference manual for the available drive configurations for each I/O pin.*

# **3.8.1 I/O input DC characteristics**

The following table provides input DC electrical characteristics, as described in the following figure.





# **Table 12. I/O input electrical characteristics**



<span id="page-18-0"></span>

# **SR5E1E3, SR5E1E5, SR5E1E7 Electrical characteristics**



1. In case of current injection pulses on one pad under the conditions and limits described in I<sub>INJ2</sub> parameter in Absolute maximum ratings, *other pads of the same supply segment have a drift of 4 % above the maximum Vil and 4 % below the minimum Vih limits. Similarly Vhys parameter is decreased of 4 %.*

*2. Good approximation of the variation of the minimum value with supply is given by formula: 3.3 V range: VIHAUT = 0.75 × VDD\_HV\_IO*

*3. Good approximation of the variation of the maximum value with supply is given by formula: 3.3 V range: VILAUT = 0.35 × VDD\_HV\_IO*

*4. Good approximation of the variation of the minimum value with supply is given by formula: 3.3 V range: VHYSAUT = 0.11 × VDD\_HV\_IO*

### **Table 13. I/O pull-up/pull-down electrical characteristics**



*1. Maximum current when forcing a change in the pin level opposite to the pull configuration.*

*2. Minimum current when keeping the same pin level state as the pull configuration.*

# **Related links**

*[3.2 Absolute maximum ratings on page 11](#page-10-0)*

*[3.12.1 ADC input description on page 35](#page-34-0)*

# **3.8.2 I/O output DC characteristics**

The figure below describes the output DC electrical characteristics.





The following tables provide DC characteristics for bidirectional pads.





# *3.8.2.1 Slow I/O output characteristics*

The following table provides output driver characteristics for I/O pads in slow configuration.



# **Table 14. Slow I/O output characteristics**



# *3.8.2.2 Medium I/O output characteristics*

The following table provides output driver characteristics for I/O pads in medium configuration.



# **Table 15. Medium I/O output characteristics**



# *3.8.2.3 Fast I/O output characteristics*

The following table provides output driver characteristics for I/O pads in fast configuration.



# **Table 16. Fast I/O output characteristics**

<span id="page-23-0"></span>

# *3.8.2.4 Very fast I/O output characteristics*

The following table provides output driver characteristics for I/O pads in very fast configuration.



# **Table 17. Very fast I/O output characteristics**

# **3.8.3 I/O pad current specifications**

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a  $V_{DD}/V_{SS}$ supply pair as described in the Excel file attached to the SR5E1E3, SR5E1E5, SR5E1E7 I/O definition technical note.

The table below provides I/O consumption figures.

To ensure the device reliability, the average current of the I/O on a single segment should remain below the IRMSSEG maximum value.

To ensure the device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the  $I_{DYNSEG}$  maximum value.

Pad mapping on each segment can be optimized using the pad usage information provided on the I/O signal description table.



# **Table 18. I/O consumption**



*1. Average consumption in one pad toggling cycle.*

<span id="page-25-0"></span>

- *2. The IOs supply are well distributed around the device to sustain the different drive capability of each pad. The only limitation is related (for all packages) to the Very Fast configuration for the segment including JTAG pads till PAD\_PG[5..12] pads: PAD\_PG[5..12] can be configured in Very Fast mode, toggling in the same time, but JTAG pads to be not used, or vice versa.*
- *3. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition. When possible (timed output) it is recommended to delay transition between pads by few cycles to reduce noise and consumption.*

#### **Related links**

- *[3.2 Absolute maximum ratings on page 11](#page-10-0)*
- *[3.3 Operating conditions on page 12](#page-11-0)*

# **3.9 Reset pad (RESETn) electrical characteristics**

The device implements a reset pin pad: RESETn is configured as Reset Input/Output.

Configuration is read during the boot initialization process as described in the device reference manual, Reset and boot chapter. When samples are delivered, in the default configuration, RESETn pin does not require active control.

The following figure describes RESETn behavior during the power-up sequence.

#### **Figure 6. RESETn behavior during power-up sequence**



The RESETn pin implements an input filtering mechanism. The following figure describes the possible conditions:

- 1. Low pulse has too low amplitude: it is filtered by input buffer hysteresis. The device remains in current state.
- 2. Low pulse has too short duration: it is filtered by low pass filter. The device remains in current state.
- 3. Low pulse is generating a reset:
	- a. Signal is low but initially filtered during at least  $W_{FRST}$ . The device remains initially in current state.
	- b. Signal potentially filtered until W<sub>NFRST</sub>. The device state is unknown. It may be under reset or still be in the previous mode depending on extra condition (temperature, voltage, device).
	- c. Signal asserted for longer than W<sub>NFRST</sub>. The device is under reset.





# **Table 19. Reset pad electrical characteristics**



*1. IOl\_R applies to RESETn: strong pull-down is active until the DCF containing the RESETn configuration is read. Refer to the device reference manual, Reset and boot chapter.*

*2. Maximum current when forcing a change in the pin level opposite to the pull configuration.*

*3. Minimum current when keeping the same pin level state as the pull configuration.*

ST



# **Table 20. RESETn settings**



When the reset pin is configured as reset bidirectional with weak pull-down capability, it is possible to drive the pin with an external pull-up to ensure correct reset exit sequence. Recommended value is 4.7 KΩ.



# **3.10 PLLs**

Two phase-locked loop (PLL) modules are implemented to generate system and auxiliary clocks on the device. The figure below depicts the integration of the two PLLs. Refer to device reference manual for more detailed schematic.



# **Figure 8. PLLs integration**

<span id="page-29-0"></span>

# **3.10.1 PLL0**

# **Table 21. PLL0 electrical characteristics**



*1. PLL0IN clock retrieved directly from either internal IRCOSC or external XOSC clock. Input characteristics are granted when using internal oscillator or external oscillator is used in functional mode.*

*2. Since XOSC max frequency is 40 MHz, the 40-56 MHz range can only be reached with external reference clock (XOSC bypass).*

*3. If the PLL0\_PHI1 is used as an input for PLL1, then the PLL0\_PHI1 frequency obeys to the maximum input frequency limit set for PLL1 (refer to f<sub>PLL1IN</sub>* in [Table 22. PLL1 electrical characteristics\)](#page-30-0).

# **- Related links -**

*[3.10.2 PLL1 on page 31](#page-30-0)*

<span id="page-30-0"></span>

# **3.10.2 PLL1**

PLL1 is a frequency modulated PLL with spread spectrum clock generation (SSCG) support.



# **Table 22. PLL1 electrical characteristics**

*1. PLL1IN clock retrieved directly from either internal PLL0 or external FXOSC clock. Input characteristics are granted when using internal PPL0 or external oscillator is used in functional mode.*

*2. The device maximum operating frequency FSYS (max) includes the frequency modulation. If center modulation is selected, the FSYS must be below the maximum by MD (modulation depth percentage), such that FSYS* (max) = FSYS(1 + MD %). Refer to the device reference *manual for the PLL programming details.*

### **Related links**

*[3.10.1 PLL0 on page 30](#page-29-0)*

<span id="page-31-0"></span>

# **3.11 Oscillators**

# **3.11.1 Low speed internal RC oscillator (LSI)**

# **Table 23. 1024 kHz internal RC oscillator electrical characteristics**



# **3.11.2 External crystal oscillator 40 MHz (XOSC)**

# **Table 24. External 40 MHz oscillator electrical specifications**



<span id="page-32-0"></span>

# **SR5E1E3, SR5E1E5, SR5E1E7**

**Electrical characteristics**



*1. The range is selectable by UTEST miscellaneous DCF clients XOSC\_FREQUENCY [1:0].*

- *2. Refer to [Table 25. Crystal parameters and load conditions](#page-33-0) for supported crystal parameters and load conditions.*
- *3. The XTAL frequency, if used to feed the PLL0 (or PLL1), has to obey the minimum input frequency limit set for PLL0 (or PLL1).*
- *4. Proper PC board layout procedures must be followed to achieve these specifications.*
- *5. This value is determined by the crystal manufacturer and board design.*
- *6. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.*
- *7. Applies to an external clock input and not to crystal mode.*
- 8. See the crystal manufacturer's specification for recommended load capacitor (C<sub>L</sub>) values. Total capacitance on XTAL net must be 2<sup>\*</sup>C<sub>L</sub>. On*chip stray capacitance (CS\_EXTAL/CS\_XTAL) and PCB capacitance must be accounted when selecting a load capacitor value. External capacitance or integrated load capacitor value can be used. Integrated load capacitance can be selected via software to match the crystal manufacturer's specification. The stray capacitance (Cpar) on chip value here reported, takes into account the sum of total parasitic capacitance inside the SOC (IP, routing inside SOC, IO pad) + package.*
- *9. Amplitude on the XTAL pin after startup is determined by the automatic level control circuit (ALC) block. The function of the ALC is to provide high drive current during oscillator startup, but reduce current after oscillation to reduce power, distortion, and RFI, and to avoid over driving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.*

#### **Figure 9. Equivalent mode of crystal**



- $C_0$  is the shunt or static capacitance of the crystal. The parameter equals the sum of capacitance measured from pin to pin, including the electrode and the mounting structure. This capacitance is usually specified as a maximum value, for example, 2 pF maximum.
- $L_m$ , R<sub>m</sub>, and C<sub>m</sub> are in the motional arm of the crystal. Their circuit affects only exist when the crystal is oscillating.
	- $L<sub>m</sub>$ , the motional inductance, is determined by the mechanical mass of quartz in motion.
	- $C<sub>m</sub>$  is determined by the stiffness of the quartz (constant), the area of the electrode, and the thickness and shape of the quartz wafer.  $C_m$  is dependent on the specified frequency of the crystal.  $C_m$  is usually less than 0.02 pF.
	- $R<sub>m</sub>$  is the equivalent series resistance when oscillating. It is a function of mechanical losses during vibration. Low resistance indicates low mechanical losses. The lower the resistance is, the more easily the crystal oscillates.  $R_m$  is usually specified as a maximum value, for example, 50 maximum.

#### **Internal trimmable capacitance**

Two capacitance blocks are connected between A and AGND and ZO and AGND inside the oscillator. For the internal capacitance array to be selected, ext\_cload\_en should be low.

Capacitance is implemented using metal fringe.

The capacitance offered by this array is decided by load cap sel[4:0].

The formula to calculate the capacitance offered is  $C$  var = n.Cu



#### <span id="page-33-0"></span>Where,

- Cu = unit capacitance (for a typical corner, Cu = 0.48 pF. Across the process, the variation is  $\pm$  10%)
- n = load\_cap\_sel[4]  $\times$  2<sup>4</sup> + load\_cap\_sel[3]  $\times$  2<sup>3</sup> + load\_cap\_sel[2]  $\times$  2<sup>2</sup> + load\_cap\_sel[1]  $\times$  2<sup>1</sup> + load cap sel[0]  $\times$  2<sup>0</sup>

#### **For example:**

- For load\_cap\_sel[4:0]=00000, C\_var = 0 pF at A & ZO each.
- For load\_cap\_sel[4:0]=10000, C\_var = 7.68 pF at A & ZO each.
- For load\_cap\_sel[4:0]=11111, C\_var = 14.88 pF at A & ZO each.

Refer to the UTEST miscellaneous DCF client described in the device reference manual (chapter Device configuration format DCF records).



# **Table 25. Crystal parameters and load conditions**

*1. Crystal frequency range values are related to FXTAL defined by freq\_sel[1:0] settings (refer to [Table 24. External 40 MHz](#page-31-0) [oscillator electrical specifications\)](#page-31-0)*

*2. Where:*

$$
\bullet \qquad ESR = R_m \times \left(1 + \frac{C_0}{C_L}\right)^2
$$

- *• CL is the load capacitance.*
- *• C0 is the shunt capacitance.*
- $C_A = C_B = 2 \times C_L$ .
- *3. CA, CB, and C0 include the parasitic capacitance due to the crystal, PCB board traces, package parasitics etc.*

#### **3.11.3 Internal RC 16 MHz oscillator (IRCOSC)**

#### **Table 26. Internal RC oscillator electrical specifications**



<span id="page-34-0"></span>

*1. The additional contribution of the core logic clocked by the RCOSC16M affects the RCOSC16M consumption. This core logic cannot be turned off during the measurement at device level. In any case, the design specifies the parameter at 1200 µA.*

# **3.12 Analog subsystem**

The SR5E1E3, SR5E1E5, SR5E1E7 analog subsystem contains:

- 5 SARADC modules with up to eight channels coming from pads,
- 2 SDADC modules,
- 8 Fast-DACs,
- 8 analog comparators,
- 2 buffered-DACs that is with buffer to bring analog output on pads,
- 1 temperature sensor,
- 1 ADCBIAS COMP module to generate 4 reference voltages for runtime diagnosis of comparators,
- 1 ADCBIAS SAR module to generate 4 reference voltages for runtime diagnosis of SAR\_ADCs in single ended mode.

# **3.12.1 ADC input description**

The figure below shows the input equivalent circuit for SARn channels.

# **Figure 10. Input equivalent circuit (Fast SARn channels)**



The above figure can be used as approximation circuitry for external filtering definition.

*Note:* **• •** *For input leakage current, refer to I<sub>[LKG](#page-18-0)</sub> in [Section 3.8.1: I/O input DC characteristics,](#page-17-0)* 

- *• For injection current 1, refer to I[INJ1](#page-12-0) in [Section 3.3: Operating conditions,](#page-11-0)*
- *For pad capacitance 1, refer to C<sub>[P1](#page-18-0)</sub> in [Section 3.8.1: I/O input DC characteristics](#page-17-0).*

<span id="page-35-0"></span>

# **Table 27. ADC pin specification**



*1. All specifications in this table valid for the full input voltage range for the analog inputs.*

# **- Related links -**

- *[3.2 Absolute maximum ratings on page 11](#page-10-0)*
- *[3.3 Operating conditions on page 12](#page-11-0)*
- *[3.8.1 I/O input DC characteristics on page 18](#page-17-0)*
- *3.12.2 SARADC 12-bit electrical specification on page 36*
- *[3.13.1 Power management integration on page 52](#page-51-0)*

# **3.12.2 SARADC 12-bit electrical specification**

The SARn ADCs are 12-bit successive approximation register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

#### **Table 28. SARn ADC electrical specification**




#### **SR5E1E3, SR5E1E5, SR5E1E7 Electrical characteristics**



*1. Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and*  functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent *damage to the device. All specifications in this table are valid for one ADC operating at a time.*

*2. Max frequency can be reached under specific device clocks configuration. Refer to the device reference manual, Clocking chapter for details.*

- *3. Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Refer to [Figure 10. Input equivalent circuit \(Fast SARn channels\)](#page-34-0) for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.*
- *4. The minimum sampling time of 2.5 ADC clock cycles requires the setting of the ADC\_SMPR1.SMPPLUS bit to 1. The overal minimum sampling time is 3.5/fADCK µs.*
- *5. It is referring to the "successive approximation time (Tsar)" defined in the device reference manual, ADC timing chapter.*
- *6. After calibration.*
- 7. TUE and DNL are granted with injection current within the range defined in [Table 27. ADC pin specification](#page-35-0) for parameters classified as T *and D.*
- *8. All channels of all SARADC12bit are impacted with same degradation, independently from the ADC and the channel subject to current injection.*

#### **Related links**

- *[3.2 Absolute maximum ratings on page 11](#page-10-0)*
- *[3.12.1 ADC input description on page 35](#page-34-0)*

<span id="page-37-0"></span>

## **3.12.3 SDADC electrical specification**

The SDn ADCs are sigma delta 16-bit analog-to-digital converters with up to 300 Ksps output rate.

*Note: The SDADCs are not available in the eTQFP100 package.*



### **Table 29. SDn ADC electrical specification**



















**Electrical characteristics**

**Min Typ Max**

**Unit**

**Tclk** 

**Tclk** 





 $\delta$ GROUP CC D

Bypass FIR mode<sup>[\(15\)](#page-45-0)</sup>

**Tclk** 

 $OSR = 28$   $-$  85.2  $OSR = 32$   $-$  96.8  $OSR = 36$   $-$  108.4

**Electrical characteristics**



ST

<span id="page-44-0"></span>

**Electrical characteristics**



*1. Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.*

*2. For input voltage above the maximum and below the clamp voltage of the input pad, there is no latch-up concern, and the signal is only 'clipped'.*

*3. VINP is the input voltage applied to the positive terminal of the SDADC.*

*4. VINM is the input voltage applied to the negative terminal of the SDADC.*

*5. Sampling is generated internally fSAMPLING = fADCD\_M/2.*

<span id="page-45-0"></span>

- *6. Maximum input of 166.67 KHz supported with reduced accuracy. See SNR specifications. Tested in production till 20 kHz, covered at bench till 75 kHz (as T parameter).*
- *7. Configured oversampling rate: SDADC\_MCR[PDR] = 24.*
- *8. Calibration of gain is possible when gain = 1. Offset calibration should be done with respect to 0.5\*HV\_REFH\_SD for "differential mode" and "single ended mode with negative input = 0.5\*HV\_REFH\_SD". Offset calibration should be done with respect to 0 for "single ended mode with negative input = 0". Both offset and gain calibration is ensured for ±10% variation of HV\_REFH\_SD, ±10% variation of VDD\_HV\_SD\_DAC\_COMP, on all operating temperature ranges.*
- *9. Conversion offset error must be divided by the applied gain factor (1, 2, 4, 8, or 16) to obtain the actual input referred offset error.*
- *10. Offset and gain error due to temperature drift can occur in either direction (±) for each of the SDADCs on the device.*
- *11. This value is tested in production on each individual device to ensure a correct screening with a tolerance of ~2 dBFS, due to the noise. This value (without tolerance) is however ensured by the measurement carried out on a small number of samples in the analog validation environment. Therefore, the performance is specified by bench, while the screening is specified by tester.*
- *12. All channels of all SDADCs are impacted with same degradation, independently from the ADC and the channel subject to current injection.*
- 13. SNR value ensured only if external noise on the ADC input pin is attenuated by the required SNR value in the frequency range of f<sub>ADCD</sub> M<sup>-</sup> *fADCD\_S to fADCD\_M + fADCD\_S, where fADCD\_M is the input sampling frequency, and fADCD\_S is the output sample frequency. A proper external input filter must be used to remove any interfering signals in this frequency range.*
- *14. The ±1% passband ripple specification is equivalent to 20 \* log10 (0.99) = 0.087 dB.*
- *15. For details, refer to [Section 3.12.4: SDADC filter modes](#page-46-0).*
- *16. Propagation of the information from the pin to the register CDR[CDATA] and flags SFR[DFEF], SFR[DFFF] is given by the different modules that need to be crossed: delta/sigma filters, high pass filter, fifo module, clock domain synchronizers. The time elapsed between data availability at pin and internal S/D module registers is given by the below formula: REGISTER LATENCY* =  $t_{LATENCY}$  + 0.5/ $t_{ADC}$ <sub>S</sub> + 2 *(~+1)/fADCD\_M + 2(~+1)fPBRIDGEx\_CLK where fADCD\_S is the frequency of the sampling clock, fADCD\_M is the frequency of the modulator, and fPBRIDGEx\_CLK is the frequency of the peripheral bridge clock feeds to the SDADC module. The (~+1) symbol refers to the number of clock cycles uncertainty (from 0 to 1 clock cycle) to be added due to resynchronization of the signal during clock domain crossing. Some further latency may be added by the target module (core, DMA, interrupt) controller to process the data received from the SDADC module.*
- *17. This capacitance does not include pin capacitance, that can be considered together with external capacitance, before sampling switch.*
- *18. Single bias module providing reference to 2 S/D.*



#### **Figure 11. S/D impedance generic model**

 $I_{INP} = \frac{V_{INP} - V_{INM}}{2.Z_{DIEF}}$  $\frac{NP - V_{INM}}{2.Z_{DIFF}} + \frac{V_{ICM} - V_{INT}}{Z_{CM}}$  $\frac{M}{Z_{CM}} = \frac{V_{INP} - V_{ICM}}{Z_{DIFF}}$  $\frac{q - V_{ICM}}{Z_{DIFF}} + \frac{V_{ICM} - V_{INT}}{Z_{CM}}$  $Z_{CM}$ (1)

$$
I_{INM} = \frac{V_{INM} - V_{INP}}{2.Z_{DIFF}} + \frac{V_{ICM} - V_{INT}}{Z_{CM}} = \frac{V_{INM} - V_{ICM}}{Z_{DIFF}} + \frac{V_{ICM} - V_{INT}}{Z_{CM}}
$$
(2)

#### <span id="page-46-0"></span> **Related links**

*3.12.4 SDADC filter modes on page 47*

# **3.12.4 SDADC filter modes**

The following table describes the 4 SDADC filter modes which are controlled by bits BANDSEL, FSEL and EXTFILTER of the module configuration register (MCR).

Gain calibration should be done using the same OSR configuration, FIR filter selection mode and output data rate band selection as the target application, since full-scale values may vary slightly with these settings (normal mode and bypass FIR mode). Refer to Table 31. Digital output codes in full scale for full-scale values (with MCR[GECEN] = 1) with different OSR settings, both for normal and bypass FIR modes.



#### **Table 30. Filter modes**

*1. For details, refer to the device reference manual.*

In normal/default mode, modified bandwidth mode and bypass FIR mode, the output values are not normalized by hardware. To apply normalization by software the following table lists the digital output codes in these modes when input signal is full range.



#### **Table 31. Digital output codes in full scale**





# **Related links**

*[3.12.3 SDADC electrical specification on page 38](#page-37-0)*

# **3.12.5 Temperature sensor**

The following table describes the temperature sensor electrical characteristics.

### **Table 32. Temperature sensor electrical characteristics**





#### **3.12.6 Fast-DAC**

This block is a 12-bit digital to analog converter (DAC) and is used to drive internal SoC cells. It can drive capacitive load at high speed. The input digital word is latched at the rising edge of the clock signal.



#### **Table 33. Fast-DAC electrical specification**

*1. Difference between two consecutive codes - 1 LSB. These values are related to Fast-DAC with 12-bit resolution (for 11-bit resolutions, a /2 factor to be considered). There are no limitations at system level due to these values because of the lower resolution of the comparator modules, which use the output of Fast-DAC modules.*

*2. Difference between measured value at code "i" and the value at code "i" on a line drawn between code 0 and last code 4095. Offset error is included. Parameter specified by design on entire temperature range and measured at cold temperature by design characterization.*

*3. Difference between expected value and measured value at code "i". Parameter specified by design on entire temperature range and measured at cold temperature by design characterization.*

*4. Difference between ideal slope of the transfer function and measured slope computed from code 0 to code 4095.*

*5. Full scale: 12-bit code transition between the lowest and the highest input codes (from code 0 to code 4095) when DAC output reaches final value.*

*6. Time taken for ±0.5 LSB settling (code: 2047 to 2048).*

*7. Wakeup time from off state (setting the ENx bit in the DAC Control register) until final value ±1 LSB taken on DAC output.*

*8. Code transition between the lowest input code and the highest input code when DAC output reaches final value ±1 LSB.*



# **3.12.7 Buffered-DAC**

This block is a 12-bit resistive ladder based on digital-to-analog converter (DAC) to drive resistive load up to 5 kΩ and capacitive load up to 50 pF. The input digital word is latched at the rising edge of the clock signal.



### **Table 34. Buffered-DAC electrical specification**

<span id="page-50-0"></span>

## **SR5E1E3, SR5E1E5, SR5E1E7 Electrical characteristics**



*1. Difference between two consecutive codes - 1 LSB.*

*2. Difference between the measured value at code 'i' and the value at code 'i' on a line drawn between code 0 and last code 4095. Offset error is included.*

*3. Difference between expected value and measured value at code 'i'.*

- *4. Difference between ideal slope of the transfer function and measured slope computed from code 0 to code 4095.*
- *5. The calibration must be adjusted in the user application when temperature and supply/reference conditions change.*
- *6. Full scale: 12-bit code transition between the lowest and the highest input codes (from code 0 to code 4095) when DAC output reaches final value.*
- *7. Time taken for ±0.5LSB settling (code: 2047 to 2048).*
- *8. Wake-up time from off state (setting the ENx bit in the DAC control register) until final value ±1 LSB taken on DAC output.*
- *9. Code transition between the lowest input code and the highest input code when DAC output reaches final value ±1LSB.*

*10. To be measured at 1 kHz.*

# **3.12.8 Comparator**

This block is a reconfigurable rail to rail comparator. This takes input from DAC.

#### **Table 35. Comparator electrical specification**



## **SR5E1E3, SR5E1E5, SR5E1E7 Electrical characteristics**



*1. Hysteresis voltage defined when COMPOUT goes from high to low state, threshold voltage at INP = INM-VHYST.*

*2. With full supply voltage range (VDD\_HV\_SD\_DAC\_COMP = 3 to 3.45 V).*

# **3.13 Power management**

The power management module monitors the different power supplies and generates the required internal supplies. The regulator is based on an internal switching mode power supply (SMPS) regulator, using external MOSFETs to generate the low voltage supply ( $V_{DD-LV}$  for core logic).

### **3.13.1 Power management integration**

Use the integration scheme provided here after to ensure the proper device function.

Place capacitances on the board as near as possible to the associated pins and limit the serial inductance of the board to less than 5 nH.



### **Figure 12. SMPS regulator mode**

Refer to the device pinout IO definition excel file for the list of available PMU control pins for each device and package.





#### **Table 36. External components integration**



*1. VDD\_HV\_IO = 3.3 V ± 5%, T<sup>J</sup> = –40 / 150 °C.*

*2. For noise filtering, add a high frequency bypass capacitance of 10 nF, as close as possible to the terminal.*

*3. Recommended X7R capacitors.*

- *4. For optimal EMC performance, the addition of a 10 nF has to be considered on every supply rail. The intention is to have a decoupling scheme covering the wider possible frequency range.*
- *5. To sustain the HV of the SMPS external Mos, add a 10 μF on V<sub>DD HV</sub> IO.*
- *6. For noise filtering, add a high frequency bypass capacitance of 47 nF as close as possible to the terminal.*
- *7. External capacitance is required both in internal and external (test) regulator mode.*
- *8. For noise filtering, add a high frequency bypass capacitance of 100 nF as close as possible to the terminal.*
- *9. For noise filtering, add a high frequency bypass capacitance of 1 nF as close as possible to the terminal.*
- *10. Alternative PMOS transistor for SMPS is BUK4D110-20P.*
- *11. Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for drain 6 cm².*
- *12. Recommended Schottky diode PMEG3030EP on NMOS transistor to reduce the emission.*
- *13. The alternative NMOS transistor for SMPS is BUK4D60-30.*
- *14. Recommended X7R or X5R ceramic –50% / +35% variation across process, temperature, voltage and after aging.*
- 15. The value of the capacitance on the HV supply reported in the datasheet is a general recommendation. The application can select a *different number, based on the external regulator and EMC requirements.*

# **Related links**

*[3.12.1 ADC input description on page 35](#page-34-0)*



# **3.13.2 Voltage regulators**

## **Table 37. SMPS regulator specifications**



<span id="page-55-0"></span>

### **3.13.3 Voltage monitors**

The monitors and their associated levels for the device are given in Table 38. Voltage monitor electrical characteristics. The following figure shows how the voltage monitor threshold works.



#### **Figure 13. Voltage monitor threshold definition**

### **Table 38. Voltage monitor electrical characteristics**









**Electrical characteristics**



*1. The values are trimmed during boot process.*

*2. See [Figure 13. Voltage monitor threshold definition.](#page-55-0) Transitions shorter than minimum are filtered. Transitions longer than maximum are not filtered, and are delayed by TVMFILTER time. Transitions between minimum and maximum can be filtered or not filtered, according to temperature, process and voltage variations.*

# **Related links**

*[3.3 Operating conditions on page 12](#page-11-0)*

<span id="page-57-0"></span>



# **3.14 Embedded flash memory**

The following table shows the wait state configuration.





*1. No pipeline.*

*2. No pipeline with 1 Tclk access delay.*

*3. Pipeline.*

### **Table 40. Flash memory program and erase specifications**





# **SR5E1E3, SR5E1E5, SR5E1E7 Electrical characteristics**





<span id="page-60-0"></span>

**Electrical characteristics**



*1. Actual hardware operation times; this does not include software overhead.*

- *2. Characteristics are valid both for data flash and code flash, unless specified in the characteristics column.*
- *3. Typical program and erase times assume nominal supply values and operation at 25 °C.*
- *4. Typical end of life program and erase times represent the median performance and assume nominal supply values. Typical end of life program and erase values may be used for throughput calculations. These values are characteristic, but not tested.*
- *5. Lifetime maximum program and erase times apply across the voltages and temperatures and occur after the specified number of program/ erase cycles. These maximum values are characterized but not tested or guaranteed.*
- *6. Initial factory condition: < 100 program/erase cycles, 25 °C typical junction temperature and nominal (±5%) supply voltages.*
- *7. Initial maximum "All temp" program and erase times provide guidance for time-out limits used in the factory and apply for less than or equal to 100 program or erase cycles, –40 °C < TJ < 150 °C junction temperature and nominal (±5%) supply voltages.*
- *8. Rate computed based on 256 KB sectors.*
- *9. Only code sectors, not including EEPROM, neither UTEST and BAF.*
- *10. Time between suspend resume and next suspend. Value stated actually represents min value specification.*
- *11. Timings specified by design.*
- *12. AIC is done using system clock, thus all timing is dependent on system frequency and number of wait states. Timing in the table is calculated at max frequency.*

All the flash operations require the presence of the system clock for internal synchronization. About 50 synchronization cycles are needed: this means that the timings of the previous table can be longer if a low frequency system clock is used.



#### **Table 41. Flash memory life specification**

*1. It is recommended that the application enables the core cache memory.*

*2. Program and erase cycles supported across specified temperature specifications.*

*3. 10 Kcycles on 4-256 KB blocks are not intended for production. Reduced reliability and degraded erase time are possible.*





# **3.15 AC specifications**

All AC timing specifications are valid up to 150 °C.

# **3.15.1 Debug and calibration interface timing**

### *3.15.1.1 SWD interface timing*

#### **Table 42. SWD timings and delay adjustment**



#### **Figure 14. SWD timings**





### *3.15.1.2 JTAG interface timing*

#### **Table 43. JTAG pin test and debug timings**



*1. These specifications apply to JTAG boundary scan only.*

*2. JTAG timing specified at VDD\_HV\_IO = 3.15 to 3.45 V and maximum loading per pad type as specified in the I/O section of the datasheet.*

*3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.*

*4. Applies to all pins, limited by pad slew rate. Refer to [Section 3.8.2: I/O output DC characteristics](#page-19-0) and add 20 ns for JTAG delay.*

## **Figure 15. JTAG test clock input timing**







#### **Figure 18. JTAG boundary scan timing**



## **3.15.2 Extended interrupt and event controller input (EXTI)**

The pulse on the interrupt input must have a minimal length in order to ensure that it is detected by the event controller.

#### **Table 44. External interrupt timing**



*1. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.*



# **3.15.3 SPI timing**

#### *3.15.3.1 SPI — Single ended operation*

### **Table 45. SPI single-ended mode AC specifications — Very Fast IO output characteristics**



*1. All timing values for output signals in this table are measured to 50% of the output voltage.*

*2. All output timing is the worst case and includes the mismatching of rise and fall times of the output pads.*

3. All timing values are valid for  $V_{DD_HV_1O} = 3.3$  V.

*4. Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL / automotive voltage thresholds.*

*5. Very Fast IO output characteristics*

*6. Capacitive Load CL = 25pF*

*7. Max frequency can be reached under specific device clocks configuration. Refer to the device reference manual, Clocking chapter for details.*





#### **Figure 19. SPI timing diagram — slave mode and CPHA = 1**





# **3.15.4 I**

**<sup>2</sup>S timing**

The instances SPI2 and SPI3 support the inter-IC sound (I2S) protocol.

#### **Table 46. I <sup>2</sup>S dynamic characteristics**



<span id="page-67-0"></span>

**Electrical characteristics**



*1. All timing values for output signals in this table are measured to 50% of the output voltage.*

*2. All output timing is the worst case and includes the mismatching of rise and fall times of the output pads.*

3. All timing values are valid for  $V_{DD_HV_1O} = 3.3$  V.

*4. Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL / automotive voltage thresholds.*

*5. Very Fast IO output characteristics.*

*6. Capacitive Load CL = 25 pF.*

*7. Fs is the audio sampling frequency.*

#### **Figure 21. I <sup>2</sup>S slave timing diagram**



#### **Figure 22. I <sup>2</sup>S master timing diagram**



# **3.15.5 CAN timing**

The following table describes the CAN timing.

### **Table 47. CAN timing**



# **3.15.6 UART timing**

UART channel frequency support is shown in the following table.

### **Table 48. UART frequency support**





### **3.15.7 I²C timing**

The I<sup>2</sup>C AC timing specifications are provided in the following tables.





*1. I²C input timing is valid for automotive and TTL inputs levels, hysteresis enabled, and an input edge rate no slower than 1 ns (10% - 90%).*

*2. PER\_CLK is the SoC peripheral clock, which drives the I²C BIU and module clock inputs. Refer to the device reference manual, Clocking chapter for more details.*

#### **Table 50. I²C output timing specifications — SCL and SDA**



*1. Programming the I2C\_TIMINGR register (I²C bus frequency divider) with the maximum frequency results in the minimum output timings listed. The I²C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the pre-scale and division values programmed in the I2C\_TIMINGR register.*

*2. Timing is specified to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.*

*3. Output parameters are valid for CL = 25 pF, where CL is the external load to the device (lumped). The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.*

*4. All output timing is the worst case and includes the mismatching of rise and fall times of the output pads.*

*5. PER\_CLK is the SoC peripheral clock, which drives the I2C BIU and module clock inputs. Refer to the device reference manual, Clocking chapter for more details.*

#### **Figure 23. I2C input/output timing**



# **3.15.8 DLL block**

DLL block is used to calibrate digital code for 1 period delay, which will be used by the HRTimer to provide the appropriate code for the required delay from any DELAY block.

### **Table 51. DLL electrical specifications**



*1. Typical power consumption is at the Typical Process, Typical Temperature (25C) and Typical Voltage (1.26V).*

*2. Test mode power consumption is based on the testing at the mid-code of the calibration delay line (TEST\_CMD\_IN<10:0> = 111010 0000; Natural code = 704) and assuming that both delay lines are being tested at the same time. TEST\_DELAY\_EN=H, TEST\_MODE\_DELAY\_0=H and TEST\_MODE\_DELAY\_CMD=H.*



#### **3.15.9 Delay block**

Delay block is used to generate the desired pulse width modulation. When the command which allowed to lock the DLL is applied, the global duration of this delay block is 1 clock period. The HRTimer calculates from this value the command to be applied to obtain a delay equal to a fraction (1/32 to 31/32) of the clock period. One delay block is used for one PWM output.





*1. Typical power consumption is at the Typical Process, Typical Temperature (25C) and Typical Voltage (1.26V).*

*2. Power down mode power consumption mentioned is for DELAY\_IN=L, TEST\_MODE=L.*

*3. Test mode power consumption is at the mid-code of the delay line (DLL\_CMD<10:0> = 111010 0000; Natural code = 704). DELAY\_IN=H and TEST\_MODE\_DELAY=H.*
<span id="page-72-0"></span>

# **4 Package information**

To meet environmental requirements, ST offers these devices in different grades of [ECOPACK](https://www.st.com/ecopack) packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: [www.st.com.](http://www.st.com) ECOPACK is an ST trademark.

<span id="page-73-0"></span>

# **4.1 eTQPF100 package information**



TOP VIEW

**2.**The Top package body size may be smaller than the bottom package size by as much as 0.15 mm. **3.**Datums A-B and D to be determined at datum plane H.

4. To be determined at seating datum plane C.<br>5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.

**6.** Details of pin 1 identifier are optional but must be located within the zone indicated. **10.** The exact shape of each corner is optional.

12. A1 is defined as the distance from the seating plane to the lowest point on the package body.<br>13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if pre exposed pad itself. The type of exposed pad is variable depending on leadframe pad design (T1, T2, T3), as shown in the figure below. The end user has to verify D2 and E2

dimensions according to the specific device application.<br>**14.** Dimensions D3 and E3 show the minimum solderable area, defined as the portion of the exposed pad, which is ensured to be free from resin flashes/bleeds, border

internal edge of the inner groove. **15.** The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.

16. "N" is the number of terminal positions for the specified body size.<br>22. Notch may be present in this area (max 2.0 mm square) if center top gate molding technology is applied. Resin gate residual not protruding out of

# **Figure 25. eTQPF100 section A-A**



**2.** The Top package body size may be smaller than the bottom package size by as much as 0.15 mm. **11.** These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.

# **Figure 26. eTQPF100 section B-B**



9. Dimension "b" does not include a dambar protrusion. Allowable dambar protrusion does not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm.<br>Dambar cannot be located on the lower radius or the



# **Table 53. eTQPF100 package mechanical data**



*1. All Dimensions are in millimeters.*

- *2. Critical dimensions: a. Stand-off, b. Overall width, c. Lead coplanarity.*
- *3. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.*
- *4. A1 is defined as the distance from the seating plane to the lowest point on the package body.*
- *5. No intrusion is allowed inwards the leads.*
- *6. Dimension "b" does not include a dambar protrusion. Allowable dambar protrusion does not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. The minimum space between the protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.*
- *7. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.*
- *8. To be determined at seating datum plane C.*

<span id="page-76-0"></span>

- *9. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.*
- *10. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.*
- *11. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from the exposed pad itself. The type of exposed pad is variable depending on leadframe pad design (T1, T2, T3), as shown in the figure below. The end user has to verify D2 and E2 dimensions according to the specific device application.*
- *12. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of the exposed pad, which is ensured to be free from resin flashes/bleeds, bordered by an internal edge of the inner groove.*
- *13. "N" is the number of terminal positions for the specified body size.*
- *14. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.*
- *15. For Symbols, recommended values and tolerances see "Package symbol definition" table.*

### **Figure 27. eTQPF100 leadframe pad design**



# **Table 54. eTQPF100 symbol definitions**





# **4.2 eTQFP144 package information**

<span id="page-77-0"></span> $\overline{\mathbf{57}}$ 



**2.**The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.

**3.**Datums A-B and D to be determined at datum plane H. **4.** To be determined at seating datum plane C.

**5.** Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions

including mold mismatch. **6.** Details of pin 1 identifier are optional but must be located within the zone indicated.

10. The exact shape of each comer is optional.<br>12. A1 is defined as the distance from the seating plane to the lowest point on the package body.<br>13. Dimensions D2 and E2 show the maximum exposed metal area on the package s exposed pad itself. The type of exposed pad is variable depending on leadframe pad design (T1, T2, T3), as shown in the figure below. The end user has to verify D2 and E2<br>dimensions according to the specific device applica

14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of the exposed pad, which is ensured to be free from resin flashes/bleeds, bordered by an internal edge of the inner groove.

**15.** The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.

16. "N" is the number of terminal positions for the specified body size.<br>22. Notch may be present in this area (max 2.0 mm square) if center top gate molding technology is applied. Resin gate residual not protruding out of

# **Figure 29. eLQFP144 section A-A (not to scale)**



**2.** The Top package body size may be smaller than the bottom package size by as much as 0.15 mm. **11.** These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.





9. Dimension "b" does not include a dambar protrusion. Allowable dambar protrusion does not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm.<br>Dambar cannot be located on the lower radius or the



# **Table 55. eLQFP144 package mechanical data**



*1. All Dimensions are in millimeters.*

*2. Critical dimensions: a. Stand-off, b. Overall width, c. Lead coplanarity.*

*3. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.*

- *4. A1 is defined as the distance from the seating plane to the lowest point on the package body.*
- *5. No intrusion is allowed inwards the leads.*

*6. Dimension "b" does not include a dambar protrusion. Allowable dambar protrusion does not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. The minimum space between the protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.*

- *7. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.*
- *8. To be determined at seating datum plane C.*

<span id="page-80-0"></span>

- *9. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.*
- *10. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.*
- *11. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from the exposed pad itself. The type of exposed pad is variable depending on leadframe pad design (T1, T2, T3), as shown in the figure below. The end user has to verify D2 and E2 dimensions according to the specific device application.*
- *12. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of the exposed pad, which is ensured to be free from resin flashes/bleeds, bordered by an internal edge of the inner groove.*
- *13. "N" is the number of terminal positions for the specified body size.*
- *14. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.*
- *15. For Symbols, recommended values and tolerances see "Package symbol definition" table.*

### **Figure 31. eLQFP144 leadframe pad design**



#### **Table 56. eLQFP144 symbol definitions**



<span id="page-81-0"></span>

# **4.3 eLQFP176 package information**



# **Figure 32. eLQFP176 package outline**

2.The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.<br>3.Datums A-B and D to be determined at datum plane H.<br>4. To be determined at seating datum plane C.<br>5. Dimensions D1 and E1 do

6. Details of pin 1 identifier are optional but must be located within the zone indicated.<br>10. The exact shape of each comer is optional.<br>12. A1 is defined as the distance from the seating plane to the lowest point on the

dimensions according to the specific device application.<br>**14.** Dimensions D3 and E3 show the minimum solderable area, defined as the portion of the exposed pad, which is ensured to be free from resin flashes/bleeds, border

internal edge of the inner groove.<br>**15.** The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.<br>**16.** "N" is the number of terminal posi

# **Figure 33. eLQFP176 section A-A**



**2.** The Top package body size may be smaller than the bottom package size by as much as 0.15 mm. **11.** These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.

## **Figure 34. eLQFP176 section B-B**



9. Dimension "b" does not include a dambar protrusion. Allowable dambar protrusion does not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm.<br>Dambar cannot be located on the lower radius or the



# **Table 57. eLQFP176 package mechanical data**



*1. All Dimensions are in millimeters.*

- *2. Critical dimensions: a. Stand-off, b. Overall width, c. Lead coplanarity.*
- *3. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.*
- *4. A1 is defined as the distance from the seating plane to the lowest point on the package body.*
- *5. No intrusion is allowed inwards the leads.*
- *6. Dimension "b" does not include a dambar protrusion. Allowable dambar protrusion does not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. The minimum space between the protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.*
- *7. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.*
- *8. To be determined at seating datum plane C.*

<span id="page-84-0"></span>

- *9. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.*
- *10. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.*
- *11. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from the exposed pad itself. The type of exposed pad is variable depending on leadframe pad design (T1, T2, T3), as shown in the figure below. The end user has to verify D2 and E2 dimensions according to the specific device application.*
- *12. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of the exposed pad, which is ensured to be free from resin flashes/bleeds, bordered by an internal edge of the inner groove.*
- *13. "N" is the number of terminal positions for the specified body size.*
- *14. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.*
- *15. For Symbols, recommended values and tolerances see "Package symbol definition" table.*

#### **Figure 35. eLQFP176 leadframe pad design**



# **Table 58. eLQFP176 symbol definitions**





<span id="page-85-0"></span>

# **4.4 Package thermal characteristics**

This section describes the thermal characteristics of the device. The parameters in this chapter have been evaluated by considering the device consumption configuration reported in the [Section 3.7: Device consumption.](#page-15-0)

# **4.4.1 eTQFP100 thermal characteristics**

#### **Table 59. eTQPF100 thermal characteristics**



*1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, power dissipation of other components on the board, and board thermal resistance.*

- *2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.*
- *3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.*
- *4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).*
- *5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.*
- *6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.*

## **4.4.2 eTQFP144 thermal characteristics**

#### **Table 60. eLQFP144 thermal characteristics**



*1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.*

*2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.*

*3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.*

*4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).*

*5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.*

*6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.*

<span id="page-86-0"></span>

# **4.4.3 eLQFP176 thermal characteristics**

# **Table 61. eLQFP176 thermal characteristics**



*1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.*

*2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.*

*3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.*

*4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).*

*5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.*

*6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.*

## **4.4.4 General notes for specifications at maximum junction temperature**

An estimation of the chip junction temperature,  $T_J$ , can be obtained from the equation:

$$
T_J = T_A + (R_{\theta JA} \times P_D) \tag{3}
$$

Where:

- $T_A$  = ambient temperature for the package (°C)
- $R<sub>QJA</sub>$  = junction-to-ambient thermal resistance (°C/W)
- $P_D$  = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The differences between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power, and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

• Construction of the application board (number of planes)

- Effective size of the board, which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leaves the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than 0.02 W/cm<sup>2</sup>



The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. Very often, for natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$
T_J = T_B + (R_{\theta J B} \times P_D) \tag{4}
$$

Where:

- $T_B$  = board temperature for the package perimeter ( $^{\circ}$ C)
- RϴJB= junction-to-board thermal resistance (°C/W) per JESD51-8
- $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition: with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of the junction-to-case thermal resistance plus the case-toambient thermal resistance:

$$
R_{\theta J A} = R_{\theta J C} + R_{\theta C A} \tag{5}
$$

Where:

- $R_{\Theta, I\Delta}$ = junction-to-ambient thermal resistance (°C/W)
- $R<sub>Theta, IC</sub>$ = junction-to-case thermal resistance (°C/W)
- $R_{\theta C} = \text{case-to-ambient thermal resistance } (°C/W)$

R<sub>OJC</sub> is device-related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance, R<sub>OCA</sub>. For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to the heat sink to the ambient environment. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models. More accurate compact Flotherm models can be generated upon request.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter ( $\Psi_{JT}$ ) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

$$
T_J = T_T + \left(\psi_{JT} \times P_D\right) \tag{6}
$$

Where:

- $T_T$  = thermocouple temperature on the top of the package (°C)
- $\Psi_{\text{JT}}$  = thermal characterization parameter (°C/W)
- $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and on approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

When the board temperature is perfectly defined below the device, it is possible to use the thermal characterization parameter (Ψ $_{\rm JPB}$ ) to determine the junction temperature by measuring the temperature at the bottom center of the package case (exposed pad) using the following equation:

$$
T_J = T_B + \left(\psi_{JPB} \times P_D\right) \tag{7}
$$

Where:

- $T_B$  = board temperature for the package perimeter (°C)
- $\Psi_{\text{JPB}}$  = junction temperature parameter (°C/W)
- $P_D$  = power dissipation in the package (W)

<span id="page-89-0"></span>

# **5 Ordering information**



<span id="page-90-0"></span>

# **Revision history**











# **Contents**



# **SR5E1E3, SR5E1E5, SR5E1E7 Contents**



ST

<span id="page-94-0"></span>

# **Glossary**

**AC** Alternating current

**ADC** Analog-to-digital converter

**AEC** Automotive Electronics Council. Also known as CDF-AEC for Chrysler-Delco-Ford Automotive Electronics Council. Shortened to AEC.

**AHB** Advanced high-performance bus

- **ALC** Automatic level control
- **ANSI** American National Standards Institute
- **APB** Advanced peripheral bus
- **ASIL** Automotive safety integrity level

It is a risk classification system defined by the ISO 26262 standard for the functional safety of road vehicles. There are four ASILs identified by ISO 26262―A, B, C, and D. ASIL A represents the lowest degree and ASIL D represents the highest degree of automotive hazard.

**AXI** Advanced extensible interface

**CAN** Controller area network

**CAN FD®** Controller area network flexible data rate

- **CBC** Cipher block chaining
- **CDM** Charged device model
- **CITO** Controller input target output
- **CMAC** Cipher-based message authentication code
- **CMOS** Complementary metal-oxide-semiconductor
- **COTI** Controller output target input
- **CPHA** Clock phase bit. Selects the clock phase.
- **CPOL** Clock polarity bit. Selects the clock polarity.
- **CPU** Central processing unit
- **CTI** Arm® CoreSight™ cross-trigger interface
- **CTM** Cross-trigger matrix
- **DAC** Digital-to-analog converter
- **DC** Direct current
- **DCF** Device configuration format
- **DMA** Direct memory access
- **DNL** Differential nonlinearity
- **ECB** Electronic code book
- **ECC** Error correction code
- **ECU** Engine control unit
- **eDMA** Enhanced direct memory access

**EEPROM** Electrically erasable programmable readonly memory

- **EMC** Electromagnetic compatibility
- **ESD** Electrostatic discharge
- **ESR** Equivalent series resistance
- **EVITA** e-safety vehicle intrusion protected applications
- **EXTAL** External oscillator input
- **FCCU** Fault collection and control unit
- **FIFO** First in, first out
- **FIR** Finite-impulse response
- **FPU** Floating-point unit
- **GCM** Galois/counter mode
- **GNSS** Global navigation satellite system
- **GPIO** General-purpose input/output
- **HBM** Human body model

# ST

**IEEE** Institute of Electrical and Electronics Engineers

**JTAG** 

**MCR** 

**MCU** 





- **TCK** Test clock (JTAG standard)
- **TCM** Tightly coupled memory
- **TMS** Test mode select
- **TRNG** True random number generator
- **TTL** Transistor-to-transistor logic
- **TUE** Total unadjusted error
- **UART** Universal asynchronous receiver/transmitter

**UTEST** User-programmed DCF records. Some UTEST DCF records are written at the factory during production testing. Others are written by the end user and programmed at the same time as the application code.

- **UVD** Maximum-voltage detector
- **VCO** Voltage-controlled oscillator
- **WS** Wait state
- **XOSC** Crystal oscillator
- **XTAL** External oscillator output

#### **IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks.](http://www.st.com/trademarks) All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved