



## N-channel 620 V, 1.28 Ω typ., 4.2 A MDmesh™ K3 Power MOSFET in a D<sup>2</sup>PAK package

### Features



D<sup>2</sup>PAK



AM0147SV1

Order code	V <sub>DS</sub>	R <sub>DS(on)max.</sub>	I <sub>D</sub>	P <sub>tot</sub>
STB5N62K3	620 V	1.6 Ω	4.2 A	70 W

- 100% avalanche tested
- Extremely high dv/dt capability
- Very low intrinsic capacitance
- Improved diode reverse recovery characteristics
- Zener-protected

### Applications

- Switching applications

### Description

This MDmesh™ K3 Power MOSFET is the result of improvements applied to STMicroelectronics' MDmesh™ technology, combined with a new optimized vertical structure. This device boasts an extremely low on-resistance, superior dynamic performance and high avalanche capability, rendering it suitable for the most demanding applications.

#### Product status link

[STB5N62K3](#)

#### Product summary

Order code	STB5N62K3
Marking	5N62K3
Package	D <sup>2</sup> PAK
Packing	Tape and reel

## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	620	V
$V_{GS}$	Gate-source voltage	$\pm 30$	V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	4.2	A
$I_D$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	3	A
$I_{DM}^{(1)}$	Drain current (pulsed)	16.8	A
$P_{TOT}$	Total dissipation at $T_C = 25^\circ\text{C}$	70	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	12	V/ns
$di/dt^{(2)}$	Diode reverse recovery current slope	400	V/ns
$T_j$	Operating junction temperature range	-55 to 150	$^\circ\text{C}$
$T_{stg}$	Storage temperature range		

1. Pulse width limited by safe operating area.
2.  $I_{SD} \leq 4.2 \text{ A}$ ,  $V_{DSpeak} \leq V_{(BR)DSS}$ ,  $V_{DD} = 80\% V_{(BR)DSS}$ .

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	1.79	$^\circ\text{C/W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction pcb	30	$^\circ\text{C/W}$

1. When mounted on 1 inch<sup>2</sup> FR-4 board, 2 oz Cu.

**Table 3. Avalanche characteristics**

Symbol	Parameter	Value	Unit
$I_{AR}^{(1)}$	Avalanche current, repetitive or not-repetitive	4.2	A
$E_{AS}^{(2)}$	Single pulse avalanche energy	120	mJ

1. Pulse width limited by  $T_j$  max.
2. Starting  $T_j = 25^\circ\text{C}$ ,  $I_D = I_{AR}$ ,  $V_{DD} = 50 \text{ V}$ .

## 2 Electrical characteristics

( $T_{CASE} = 25^\circ\text{C}$  unless otherwise specified)

**Table 4. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	620			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 620 \text{ V}$		1		$\mu\text{A}$
		$V_{GS} = 0 \text{ V}, V_{DS} = 620 \text{ V}, T_C = 125^\circ\text{C}$ (1)			50	$\mu\text{A}$
$I_{GSS}$	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 10$	$\mu\text{A}$
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 50 \mu\text{A}$	3	3.75	4.5	V
$R_{DS(\text{on})}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 2.1 \text{ A}$		1.28	1.6	$\Omega$

1. Defined by design, not subject to production test.

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$		680		
$C_{oss}$	Output capacitance		-	50		pF
$C_{rss}$	Reverse transfer capacitance			8		
$C_{oss \text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0 \text{ to } 496 \text{ V}, V_{GS} = 0 \text{ V}$	-	16.6	-	pF
$R_G$	Intrinsic gate resistance	$f = 1 \text{ MHz}$ open drain	-	4	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 496 \text{ V}, I_D = 4.2 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$ (see <a href="#">Figure 15. Test circuit for gate charge behavior</a> )		26		
$Q_{gs}$	Gate-source charge		-	4	-	nC
$Q_{gd}$	Gate-drain charge			16		

1.  $C_{oss \text{ eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 310 \text{ V}, I_D = 4.2 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <a href="#">Figure 14. Test circuit for resistive load switching times</a> and <a href="#">Figure 19. Switching time waveform</a> )		12		
$t_r$	Rise time		-	8		ns
$t_{d(off)}$	Turn-off delay time			40		
$t_f$	Fall time			21		

**Table 7. Source-drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		4.2	A
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				16.8	
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 4.2 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 4.2 A, di/dt = 100 A/μs	-	290	ns	μC
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see <a href="#">Figure 16. Test circuit for inductive load switching and diode recovery times</a> )		1.9		
I <sub>RRM</sub>	Reverse recovery current	I <sub>SD</sub> = 4.2 A, di/dt = 100 A/μs		13		
t <sub>rr</sub>	Reverse recovery time	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see <a href="#">Figure 16. Test circuit for inductive load switching and diode recovery times</a> )	-	320	ns	μC
Q <sub>rr</sub>	Reverse recovery charge	2.2				
I <sub>RRM</sub>	Reverse recovery current	14		A		

1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300 μs, duty cycle 1.5%.

**Table 8. Gate-source Zener diode**


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	I <sub>GS</sub> = ±1 mA, I <sub>D</sub> = 0 A	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


Obsolete Product(s)

## 2.1 Electrical characteristics (curves)


**Figure 1. Safe operating area**




**Figure 2. Thermal impedance**




**Figure 3. Output characteristics**




**Figure 4. Transfer characteristics**










**Figure 5. Normalized  $V_{(BR)DSS}$  vs temperature**



**Figure 6. Static drain-source on-resistance**




**Figure 7. Gate charge vs gate-source voltage**

**Figure 8. Capacitance variations**

**Figure 9. Normalized gate threshold voltage vs temperature**

**Figure 10. Normalized on-resistance vs temperature**

**Figure 11. Source-drain diode forward characteristics**

**Figure 12. Maximum avalanche energy vs temperature**


**Figure 13. Output capacitance stored energy**

Obsolete Product(s) - Obsolete Product(s)


### 3 Test circuits

**Figure 14.** Test circuit for resistive load switching times




AM01468v1

**Figure 15.** Test circuit for gate charge behavior




AM01469v1

**Figure 16.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 17.** Unclamped inductive load test circuit




AM01471v1

**Figure 18.** Unclamped inductive waveform



AM01472v1

**Figure 19.** Switching time waveform



AM01473v1

## 4


## Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

Obsolete Product(s) - Obsolete Product(s)

## 4.1 D<sup>2</sup>PAK (TO-263) type A package information

Figure 20. D<sup>2</sup>PAK (TO-263) type A package outline




0079457\_25

**Table 9. D<sup>2</sup>PAK (TO-263) type A package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
c	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10.00		10.40
E1	8.30	8.50	8.70
E2	6.85	7.05	7.25
e		2.54	
e1	4.88		5.28
H	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°

Obsolete Product(s). Obsolete Product(s)




Figure 21. D<sup>2</sup>PAK (TO-263) recommended footprint (dimensions are in mm)



Obsolete Product(s) - Obsolete Product(s)

## 4.2 D<sup>2</sup>PAK packing information


Figure 22. D<sup>2</sup>PAK tape outline



Bending radius

AM08852v1

Obsolete Product(s)

**Figure 23.** D<sup>2</sup>PAK reel outline

AM06038v1

**Table 10.** D<sup>2</sup>PAK tape and reel mechanical data

Dim.	Tape		Dim.	Reel		
	mm			Min.	Max.	
	Min.	Max.				
A0	10.5	10.7	A		330	
B0	15.7	15.9	B	1.5		
D	1.5	1.6	C	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	T		30.4	
P0	3.9	4.1				
P1	11.9	12.1		Base quantity	1000	
P2	1.9	2.1		Bulk quantity	1000	
R	50					
T	0.25	0.35				
W	23.7	24.3				

## Revision history

**Table 11. Document revision history**

Date	Version	Changes
05-Sep-2018	1	First release. Part number previously included in datasheet DocID17361.

Obsolete Product(s) - Obsolete Product(s)

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>2</b>
<b>2</b>	<b>Electrical characteristics.....</b>	<b>3</b>
<b>2.1</b>	Electrical characteristics (curves) .....	5
<b>3</b>	<b>Test circuits .....</b>	<b>8</b>
<b>4</b>	<b>Package information.....</b>	<b>9</b>
<b>4.1</b>	D <sup>2</sup> PAK (TO-263) type A package information .....	9
<b>4.2</b>	D <sup>2</sup> PAK packing information .....	12
	<b>Revision history .....</b>	<b>15</b>

Obsolete Product(s) - Obsolete Product(s)

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

Obsolete Product(s) - Obsolete Product(s)