

## Automotive N-channel 40 V, 1.9 mΩ typ., 120 A STripFET™ H6 Power MOSFETs in H<sup>2</sup>PAK-2 and H<sup>2</sup>PAK-6 packages

Datasheet - preliminary data





Figure 1. Internal schematic diagram



### Features

Order codes	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STH175N4F6-2	40 V	2.4 mΩ	120 A
STH175N4F6-6			

- Designed for automotive applications
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

### Applications

- Switching applications

### Description

These devices are N-channel Power MOSFETs developed using the STripFET™ H6 technology, with a new trench gate structure. The resulting Power MOSFETs exhibit very low R<sub>DS(on)</sub> in all packages.

Table 1. Device summary

Order codes	Marking	Package	Packaging
STH175N4F6-2	175N4F6	H <sup>2</sup> PAK-2	Tape and reel
STH175N4F6-6		H <sup>2</sup> PAK-6	

# Contents

<b>1</b>	<b>Electrical ratings</b> .....	<b>3</b>
<b>2</b>	<b>Electrical characteristics</b> .....	<b>4</b>
2.1	Electrical characteristics (curves) .....	6
<b>3</b>	<b>Package mechanical data</b> .....	<b>8</b>
3.1	H <sup>2</sup> PAK-2, STH175N4F6-2 .....	9
3.2	H <sup>2</sup> PAK-6, STH175N4F6-6 .....	12
<b>4</b>	<b>Packaging mechanical data</b> .....	<b>15</b>
<b>5</b>	<b>Revision history</b> .....	<b>17</b>

Obsolete Product(s) - Obsolete Product(s)



# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	40	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}$	120	A
$I_D^{(1)}$	Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}$	120	A
$I_{DM}^{(1)}$	Drain current (pulsed)	480	A
$P_{TOT}$	Total dissipation at $T_C = 25\text{ }^\circ\text{C}$	150	W
	Derating factor	0.73	W/ $^\circ\text{C}$
$T_{stg}$	Storage temperature	- 55 to 175	$^\circ\text{C}$
$T_j$	Operating junction temperature		

1. Current limited by package

**Table 3. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case max	1.0	$^\circ\text{C}/\text{W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb max	35	$^\circ\text{C}/\text{W}$

1. When mounted on FR-4 board of 1 inch<sup>2</sup>, 2 oz Cu.

## 2 Electrical characteristics

( $T_{CASE} = 25\text{ °C}$  unless otherwise specified)

**Table 4. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0, I_D = 250\ \mu A$	40			V
$I_{DSS}$	Zero gate voltage Drain current	$V_{GS} = 0, V_{DS} = 40\ V$			1	$\mu A$
		$V_{GS} = 0, V_{DS} = 40\ V,$ $T_C = 125\text{ °C}$			100	$\mu A$
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0, V_{GS} = \pm 20\ V$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu A$	3		4.5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10\ V, I_D = 60\ A$		1.9	2.4	m $\Omega$

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{GS} = 0, V_{DS} = 20\ V,$ $f = 1\ MHz$	-	7735	-	pF
$C_{oss}$	Output capacitance		-	745	-	pF
$C_{rss}$	Reverse transfer capacitance		-	560	-	pF
$Q_g$	Total gate charge	$V_{DD} = 20\ V, I_D = 120\ A,$ $V_{GS} = 10\ V$	-	130	-	nC
$Q_{gs}$	Gate-source charge		-	36	-	nC
$Q_{gd}$	Gate-drain charge		-	42	-	nC

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 20\ V, I_D = 60\ A$ $R_G = 4.7\ \Omega, V_{GS} = 10\ V$	-	24	-	ns
$t_r$	Rise time		-	150	-	ns
$t_{d(off)}$	Turn-off-delay time		-	106	-	ns
$t_f$	Fall time		-	57	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}^{(1)}$	Source-drain current		-		120	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		480	A
$V_{SD}^{(2)}$	Forward on voltage	$V_{GS} = 0, I_{SD} = 120 \text{ A}$	-		1.3	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 120 \text{ A}, V_{DD} = 32 \text{ V}$ $di/dt = 100 \text{ A}/\mu\text{s}$ , $T_j = 25 \text{ }^\circ\text{C}$	-	36		ns
$Q_{rr}$	Reverse recovery charge		-	40		nC
$I_{RRM}$	Reverse recovery current		-	2.3		A

1. Limited by package, current allowed by silicon 177 A

2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Gate charge vs gate-source voltage




Figure 7. Static drain-source on-resistance




Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature




Figure 10. Normalized on-resistance vs temperature




Figure 11. Normalized V(BR)DSS vs temperature





Figure 12. Source-drain diode forward characteristics



### 3 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK<sup>®</sup> is an ST trademark.

Obsolete Product(s) - Obsolete Product(s)



### 3.1 H<sup>2</sup>PAK-2, STH175N4F6-2

Figure 13. H<sup>2</sup>PAK-2 drawing





Table 8. H<sup>2</sup>PAK-2 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.30		4.80
A1	0.03		0.20
C	1.17		1.37
e	4.98		5.18
E	0.50		0.90
F	0.78		0.85
H	10.00		10.40
H1	7.40		7.80
L	15.30		15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.5		1.7
M	2.6		2.9
R	0.20		0.60
V	0°		8°

Figure 14. H<sup>2</sup>PAK-2 recommended footprint (dimensions in mm)



### 3.2 H<sup>2</sup>PAK-6, STH175N4F6-6

Figure 15. H<sup>2</sup>PAK-6 drawing





Table 9. H<sup>2</sup>PAK-6 mechanical data


Dim.	mm		
	Min.	Typ.	Max.
A	4.30		4.80
A1	0.03		0.20
C	1.17		1.37
e	2.34		2.74
e1	4.88		5.28
e2	7.42		7.82
E	0.45		0.60
F	0.50		0.70
H	10.00		10.40
H1	7.40		7.80
L	14.75		15.25
L1	1.27		1.40
L2	4.35		4.95
L3	6.85		7.25
L4	1.5		1.75
M	1.90		2.50
R	0.20		0.60
V	0°		8°

Figure 16. H<sup>2</sup>PAK-6 recommended footprint (dimensions are in mm)



# 4 Packaging mechanical data

Figure 17. Tape dimension



AM08852v2

Figure 18. Reel dimension




Table 10. H<sup>2</sup>PAK-2 and H<sup>2</sup>PAK-6 tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	A		330
B0	15.7	15.9	B	1.5	
D	1.5	1.6	C	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	T		30.4
P0	3.9	4.1			
P1	11.9	12.1		Base qty	1000
P2	1.9	2.1		Bulk qty	1000
R	50				
T	0.25	0.35			
W	23.7	24.3			



## 5 Revision history

Table 11. Document revision history

Date	Revision	Changes
03-Sep-2014	1	First release.

Obsolete Product(s) - Obsolete Product(s)

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved