

Digital controllers for lighting and power conversion applications with up to 6 programmable PWM generators, 96 MHz PLL



STLUX325A



STLUX385A



### Product status link

[STLUX385A, STLUX325A](#)

### Product label



## Features

- Up to 6 programmable PWM generators (SMEDs - "State Machine Event Driven")
  - 10 ns event detection and reaction
  - Max.1.3 ns PWM resolution
  - Single, coupled and two coupled operational modes
  - Up to 3 internal/external events per SMED
- DALI (Digital Addressable Lighting Interface)
  - Interrupt driven hardware encoder
  - Bus frequency: 1.2, 2.4 or 4.8 kHz
  - IEC 60929 and IEC 62386 compliant plus 24-bit frame extension
  - Configurable noise rejection filter
  - Reverse polarity on Tx/Rx lines
- 4 analog comparators
  - 4 internal 4-bit references
  - 1 external reference
  - Less than 50 ns propagation time
  - Continuous comparison cycle
- ADCs (up to 8 channels)
  - 10-bit precision, with operational amplifier to extend resolution to 12-bit equivalent
  - Sequencer functionality
  - Input impedance: 1 MΩ
  - Configurable gain value: x1 and x4
- Integrated microcontroller
  - Advanced STM8® core with Harvard architecture and 3-stage pipeline
  - Max. f<sub>CPU</sub>: 16 MHz
  - Multiple low power modes
- Memories
  - Flash and EEPROM with read while write (RWW) and error correction code (ECC)
  - Program memory: 32 Kbytes Flash; data retention 15 years at 85 °C after 10 kcycles at 25 °C
  - Data memory: 1 Kbyte true data EEPROM; data retention:15 years at 85 °C after 100 kcycles at 85 °C
  - RAM: 2 Kbytes
- Clock management
  - Internal 96 MHz PLL
  - Low power oscillator circuit for external crystal resonator or direct clock input
  - Internal, user-trimmable 16 MHz RC and low power 153.6 kHz RC oscillators
  - Clock security system with clock monitor

- Basic peripherals
  - System and auxiliary timers
  - IWDG/WWDG watchdog, AWU, ITC
- I/O
  - GPIO with highly robust design, immune against current injection
  - Fast digital input DIGIN, with configurable pull-up
- Communication interfaces
  - UART asynchronous with SW flow control and boot loader support
- Operating temperature: -40 °C up to 105 °C

## Applications

- Smart lighting:
  - **LED, HID, Fluorescent applications** with dimming capability (PWM and/or LINEAR) and integration with sensors
- Digital Power Supply (SMPS):
  - **PFC** control, LLC, Asymmetrical Half Bridge, Fly-back, Full Bridge topologies and Buck/Boost single/multi channel synchronous rectification

## Description

The STLUX™ family of controllers is a part of the STMicroelectronics digital devices tailored for lighting and power conversion applications. The STLUX controllers have been successfully integrated in a wide range of architectures and applications, starting from simple buck converters for driving multiple LED strings, boost for power factor corrections, half-bridge resonant converters for high power dimmable LED strings and up to full bridge controllers for HID lamp ballasts.

## 1 STLUX family features list

The devices of the STLUX family provide the following features:

Table 1. STLUX features list

Features list	Device	
	STLUX385A	STLUX325A
Package	TSSOP38	VFQFPN32
Pin count	38	32
SMED numbers	6	6
SMED PWM output pins	6	5
Fast digital inputs pins	6	5 <sup>(1)</sup>
Positive comparator input pin	4	4
Negative comparator input pins	1	1
DALI peripheral	Yes	Yes
Internal DACs	4	4
ADC input pins	8	6
ADC gain	x1 - x4	x1
GPIO Port 0 pins	6	4
UART peripheral	Yes	Yes
I <sup>2</sup> C peripheral	Yes	Yes
HSE function	Yes	Yes
Timers	System timer	1
	Auxiliary timer	1
Auto-wakeup timer	1	1
Watchdog	Window watchdog timer	1
	Independent watchdog timer	1
Flash program memory	32 Kbytes	32 Kbytes
EEPROM data memory	1 Kbytes	1 Kbytes
RAM (bytes)	2 Kbytes	2 Kbytes
SWIM pin	Dedicated	Mixed

1. DIGIN2 - DIGIN3 are connected to the same pin.

## 2 Introducing SMED

The heart of the **STLUX385A, STLUX325A** family is the SMED (state machine event driven) technology which allows the device to pilot six independently configurable PWM clocks with a maximum resolution of 1.3 ns. A SMED is a powerful autonomous state machine, which is programmed to react to both external and internal events and may evolve without any software intervention. The SMED reaction time can be as low as 10.4 ns, giving the STLUX the ability of operating in time critical applications. The SMED offers superior performance when compared to traditional, timer based, PWM generators.

Each SMED is configured via the **STLUX385A, STLUX325A** internal microcontroller. The integrated controller extends the STLUX reliability and guarantees more than 15 years of both operating lifetime and memory data retention for program and data memory after cycling.

A set of dedicated peripherals complete the STLUX:

- 4 analog comparators with configurable references and 50 ns max. propagation delay.
- It is ideal to implement zero current detection algorithms or detect current peaks.
- 10-bit ADC with configurable op amp and 8-channel sequencer.
- DALI: hardware interface that provides full IEC 60929 and IEC 62386 slave interface.
- 96 MHz PLL for high output signal resolution.

### Documentation


This datasheet contains the description of features, pinout, pin assignment, electrical characteristics, mechanical data and ordering information.

- For information on programming, erasing and protection of the internal Flash memory, refer to the STM8S reference in the programming manual "How to program STM8S and STM8A Flash program memory and data EEPROM" (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the "STM8 SWIM communication protocol and debug module" user manual (UM0470).
- For information on the STM8 core, refer to the "STM8 CPU programming manual" (PM0044).
- For information on the SMED configurator refer to the "STLUX™ SMED configurator 1.0" user manual (UM1760).
- For information on the STLUX385A peripheral library refer to the "Description of STLUX385A peripheral library" user manual (UM1753).
- For information on the STLUX385A examples kit refer to the "Description of STLUX385A examples kit" user manual (UM1763).

### 3 System architecture

The STLUX devices family generates and controls PWM signals by means of a state machine, called SMED (state machine event driven). Figure 1 gives an overview of the internal architecture

Figure 1. STLUX internal design



The core of the device is the SMED unit: a hardware state machine driven by system events. The SMED includes 4 states (S0, S1, S2 and S3) available during running operations. A special HOLD state is provided as well. The SMED allows the user to configure, for every state, which system events triggers a transaction to a new state.

During a transaction from one state to the other, the PWM output signal level can be updated.

Once a SMED is configured and running, it becomes an autonomous unit, so no interaction is required since the SMED automatically reacts to system events.

Thanks to the SMED's 96 MHz operating frequency and their automatic dithering function, the PWM maximum resolution is 1.3 ns.


The STLUX family has 6 SMEDs available. Multiple SMEDs can operate independently from each other or they can be grouped together to form a more powerful state machine.

The STLUX also integrates a low power STM8 microcontroller which is used to configure and monitor the SMED activity and to supply external communication such as the DALI. The STM8 controller has full access to all the STLUX subsystems, including the SMEDs. The STLUX family also features a sequential ADC, which can be configured to continuously sample up to 8 channels.

Figure 2 illustrates the overall system block and shows how SMEDs have been implemented in the STLUX architecture.

### Block diagram

Figure 2. Internal block diagram



Note: The number of channels depends on the specific STLUX device.

## 4 Product overview

Section 4.1 describes the features implemented in the product device.

### 4.1 SMED (state machine event driven): configurable PWM generator

The SMED is an advanced programmable PWM generator signal. The SMED (state machine event driven) is a state machine device controllable by both external events (primary I/O signals) and internal events (counter timers), which generates an output signal (PWM) depending on the evolution of the internal state machine.

The PWM signal generated by the SMED is therefore shaped by external events and not only by a simple timer. This mechanism allows to generate controlled high frequency PWM signals.

The SMED is also autonomous: once it has been configured by the STLUX internal controller, the SMED can operate without any software interaction.

The STLUX family provides 6 SMED units. Multiple SMEDs can operate independently from each other or they can be grouped together to form a more powerful state machine.

The main features of a SMED are described here below:

- Configurable state machine generating a PWM signal.
- More than 10.4 ns PWM native resolution.
- Up to 1.3 ns PWM resolution when using SMED dithering.
- 6 states available in each SMED: IDLE, S0, S1, S2, S3 plus a special HOLD state.
- Transactions triggered by synchronous and asynchronous external events or an internal timer.
- Each transaction can generate an interrupt.
- Fifteen registers available to configure the state machine behavior.
- Four 16-bit configurable time registers, one for each running state (T0, T1, T2, T3).
- Internal resources accessible through the processor interface.
- Eight interrupt request lines.


#### 4.1.1 SMED coupling schemes

The SMED coupling extends the capability of the single SMED, preserving the independence of each “Finite State Machine” (FSM) programmed state evolution. The coupling scheme allows the SMED pulse signals to be interleaved on their own PWM or on a merged single PWM output. The STLUX supports the following coupled configuration schemes:

- Single SMED configuration
- Synchronous coupled SMEDs
- Asynchronous coupled SMEDs
- Synchronous two coupled SMEDs
- Asynchronous two coupled SMEDs
- External controlled SMED

The SMED units may be configured in different coupled schemes through the SMDx\_GLBCONF and SMDx\_DRVOUT bit fields of MSC\_SMEDCFGxy registers.

An outline of the SMED subsystem is shown in [Figure 3](#).

**Figure 3. Coupled SMED overview**


**Note:** The PWM5 output pin is not present on the STLUX325A.

#### 4.1.2 Connection matrix


The connection matrix extends the input connectivity of each SMED unit so that a SMED can receive events from a wide range of sources. Through the matrix, it's possible to connect the SMED inputs to various signal families such as digital inputs, comparator output signals, SW events, and three PWM internal feedback signals as shown in Figure 4.

The list of the available event sources is the following:

- DIGIN [5:0]: digital input lines
- CMP [3:0]: analog comparator outputs
- PWM [5:0]: output signals of SMEDs (only PWM 0, 1 and 5 are accessible)
- SW [5:0]: software events

Figure 4 shows the connection matrix and signal interconnections as they are implemented in the STLUX family.

Figure 4. SMED subsystem overview



#### Connection matrix interconnection

Every SMED unit has three input selection lines, one for each In\_Sig input, configurable via the MSC\_CBOXS (5:0) register. The selection lines choose the interconnection between one of possible four connection matrix signals for each SMED input event In\_Sig (Y).

Table 2 shows the layout of the connection matrix interconnection signals as implemented in the STLUX family.

**Table 2. Connection matrix interconnection**

Conn_s(x),(y)(z)					
SMED number	SMED input	SMED input signal selection (z) <sup>(1)</sup>			
(x) <sup>(2)</sup>	(y) <sup>(3)</sup>	00	01	10	1
0	0	CP0	DIG0	DIG2	DIG5
	1	CP1	DIG0	DIG3	CP3
	2	CP2	DIG1	DIG4	SW0
1	0	CP1	DIG1	DIG3	DIG0
	1	CP2	DIG1	DIG4	CP3
	2	CP0	DIG2	DIG5	SW1
2	0	CP2	DIG2	DIG4	DIG1
	1	CP0	DIG2	DIG5	PWM0
	2	CP1	DIG3	DIG0	SW2
3	0	CP0	DIG3	DIG5	DIG2
	1	CP1	DIG3	DIG0	PWM1
	2	CP2	DIG4	DIG1	SW3
4	0	CP1	DIG4	DIG0	DIG3
	1	CP2	DIG4	DIG1	PWM5
	2	CP0	DIG5	DIG2	SW4
5	0	CP2	DIG5	DIG1	DIG4
	1	CP0	DIG5	DIG2	CP3
	2	CP1	DIG0	DIG3	SW5

1. Z represents the In\_Sig (Y) selection signal
2. X represents the SMED [5:0] number
3. Y represents the SMED input signal number (In\_Sig [2:0])

Note:

Each SMED input has independent connection matrix selection signals. The DIG2 and DIG3 signals are interconnected together, the pin DIGIN [3\_2] on the STLUX325A.

## 4.2

### Internal controller (CPU)

The STLUX family integrates a programmable STM8 controller acting as a device supervisor. The STM8 is a modern CISC core and has been designed for code efficiency and performance. It contains 21 internal registers (six of them directly addressable in each execution context), 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

#### 4.2.1

##### Architecture and registers

- Harvard architecture with 3-stage pipeline
- 32-bit wide program memory bus with single cycle fetching for most instructions
- X and Y 16-bit index registers, enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter with 16-Mbyte linear memory space
- 16-bit stack pointer with access to a 64-Kbyte stack
- 8-bit condition code register with seven condition flags updated with the results of last executed instruction

#### 4.2.2 Addressing

- 20 addressing modes
- Indexed indirect addressing mode for lookup tables located in the entire address space
- Stack pointer relative addressing mode for efficient implementation of local variables and parameter passing

#### 4.2.3 Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between the stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

#### 4.2.4 Single wire interface module (SWIM)

The single wire interface module (SWIM), together with the integrated debug module (DM), permits non-intrusive, real-time in-circuit debugging and fast memory programming. The interface can be activated in all device operation modes and can be connected to a running device (hot plugging). The maximum data transmission speed is 145 byte/ms.

The SWIM pin is a multifunction signal. For further details refer to [Table 7: Port P2 I/O multiplexing signal in Section 6.4 Port P2 I/O multifunction configuration signal](#).

#### 4.2.5 Debug module

The non-intrusive debugging module is fully controllable by the external target emulator.

Besides memory and peripheral operation, the CPU operation can also be monitored in real-time by means of shadow registers.

- R/W of RAM and peripheral registers in real-time
- R/W for all resources when the application is stopped
- Breakpoints on all program memory instructions (software breakpoints), except for the interrupt vector table
- Two advanced breakpoints and 23 predefined breakpoint configurations

### 4.3 Basic peripherals

[Section 4.3.1](#) and [Section 4.3.2](#) describe the basic peripherals accessed by the internal CPU controller.

#### 4.3.1 Vectored interrupt controller

- Nested interrupts with three software priority levels
- 21 interrupt vectors with hardware priority
- Two vectors for 12 external maskable or un-maskable interrupt request lines
- Trap and reset interrupts

#### 4.3.2 Timers

The STLUX family provides several timers which are used by software and do not interact directly with the SMED and the PWM generation.

##### System timers

The system timer consists of a 16-bit auto-reload counter driven by a programmable pre-scaled clock and operating in one shot or free running operating mode. The timer is used to provide the IC time base system clock, with an interrupt generation on timer overflow events.

### Auxiliary timer

The auxiliary timer is a light timer with elementary functionality. The time base frequency is provided by the CCO clock logic (configurable with a different source clock and prescale division factors), while the interrupt functionality is supplied by an interrupt edge detection logic similarly to the solution adopted for the Port P0/P2.

The timer has the following main features:

- Free running mode
- Up counter
- Timer prescaler 8-bit
- Interrupt timer capability:
  - Vectored interrupt
  - Interrupt IRQ/NMI or polling mode
- Timer pulse configurable as a clock output signal via the CCO primary pin

Thanks to the great configurability of the CCO frequency, the timer can cover a wide range of interval time to fit better the target application requirements.

### Auto-wakeup timer

The AWU timer is used to cyclically wake-up the IC device from the active halt state. The AWU frequency time base  $f_{AWU}$  can be selected between the following clock sources: LSI (153.6 kHz) and the external clock HSE scaled down to 128-kHz clock.

By default the  $f_{AWU}$  clock is provided by the LSI internal source clock.

### Watchdog timers

The watchdog system is based on two independent timers providing a high level of robustness to the applications. The watchdog timer activity is controlled by the application program or by suitable option bytes. Once the watchdog is activated, it cannot be disabled by the user program without going through reset.

### Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which causes the application program to break the normal operating sequence.

The window function can be used to adjust the watchdog intervention period in order to match the application timing perfectly. The application software must refresh the counter before timeout and during a limited time window. If the counter is refreshed outside this time window, a reset is issued.

### Independent watchdog timer

The independent watchdog peripheral can be used to resolve malfunctions due to hardware or software failures.

It is clocked by the 153.6 kHz LSI internal RC clock source. By properly setting the hardware watchdog feature associated option bits, the watchdog is automatically enabled at poweron, and generates a reset unless the key register is written by software before the counter reaches the end of the count.

## 4.4


### Flash program and data EEPROM

Embedded Flash and EEPROM with the memory ECC code correction and protection mechanism preventing embedded program hacking.

- 32 Kbyte of single voltage program Flash memory
- 1 Kbyte true (not emulated) data EEPROM
- Read while write: writing in the data memory is possible while executing code program memory
- The device setup is stored in a user option area in the non-volatile memory

#### 4.4.1 Architecture

Figure 5. Flash and EEPROM internal memory organizations



- The memory is organized in blocks of 128 bytes each
- Read granularity: 1 word = 4 bytes
- Write/erase granularity: 1 word (4 bytes) or 1 block (128 bytes) in parallel
- Writing, erasing, word and block management is handled automatically by the memory interface.

#### 4.4.2 Write protection (WP)

Write protection in application mode is intended to avoid unintentional overwriting of the memory. The write protection can be removed temporarily by executing a specific sequence in the user software.

#### 4.4.3 Protection of user boot code (UBC)

In all STLUX devices a memory area of 32 Kbyte can be protected from overwriting at a user option level. In addition to the standard write protection, the UBC protection can be modified by the embedded program or via a debug interface when the ROP protection is enabled.

The UBC memory area contains the reset and interrupt vectors and its size can be adjusted in increments of 512 bytes by programming the UBC and nUBC option bytes.

*Note:* If users choose to update the boot code in the application programming (IAP), this has to be protected so to prevent unwanted modification.

#### 4.4.4 Readout protection (ROP)

The STLUX family provides a readout protection of the code and data memory which can be activated by an option byte setting.

The readout protection prevents reading and writing program memory, data memory and option bytes via the debug module and SWIM interface. This protection is active in all device operation modes. Any attempt to remove the protection by overwriting the ROP option byte triggers a global erase of the program and data memory contents.

## 4.5

### Clock controller

The clock controller distributes the system clock provided by different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

The main clock controller features are:

- Clock sources
- Internal 16-MHz and 153.6-kHz RC oscillators
- External source clock:
  - Crystal/resonator oscillator
  - External clock input
- Internal PLL at 96 MHz (not used as the  $f_{MASTER}$  source clock)
- Reset: after the reset the microcontroller restarts by default with the HSI internal clock scaled at 2 MHz (16 MHz/8). The clock source and speed can be changed by the application program as soon as the code execution starts.
- Safe clock switching: clock sources can be changed safely on the fly in run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- Clock management: to reduce power consumption, the clock controller can stop the clock to the core or individual peripherals.
- Wakeup: in case the device wakes up from low power modes, the internal RC oscillator (16 MHz/8) is used for a quick startup. After a stabilization time, the device brings back the clock source that was selected before Halt mode was entered.
- Clock security system (CSS): the CSS permits monitoring of external clock sources and automatic switching to the internal RC (16 MHz/8) in case of a clock failure.
- Configurable main clock output (CCO): this feature permits to output an internal clock source signal for application usage.

#### 4.5.1

##### Internal 16 MHz RC oscillator (HSI)

The high speed internal (HSI) clock is the default master clock line, generated by an internal RC oscillator and with nominal frequency of 16 MHz. It has the following major features:

- RC architecture
- Glitch-free oscillation
- 3-bit user calibration circuit

#### 4.5.2

##### Internal 153.6 kHz RC oscillator (LSI)

The low speed internal (LSI) clock is a low speed clock line provided by an internal RC circuit. It drives both the independent watchdog (IWDG) circuit and the auto-wakeup unit (AWU). It can also be used as a low power clock line for the master clock  $f_{MASTER}$ .

#### 4.5.3

##### Internal 96 MHz PLL

The PLL provides a high frequency 96 MHz clock used to generate high frequency and accurate PWM waveforms. The input reference clock must be 16 MHz and may be sourced either by the internal HSI signal or by the external HSE auxiliary input crystal oscillator line.

The internal PLL prescaled clock cannot be selected as  $f_{MASTER}$ .

#### Note:

*When the application requires a PWM signal with a custom defined long term stability, it is suggested to use an external clock source connected to the HSE auxiliary clock line as a PLL input reference clock. In this case, the external clock source accuracy determines the PWM output stability.*

#### 4.5.4 External clock input/crystal oscillator (HSE)

The high speed external clock (HSE) allows the connection of an external clock generated, for example, by a highly accurate crystal oscillator. The HSE is interconnected with the fMASTER clock line and to several peripherals. It allows users to provide a custom clock characterized by a high level of precision and stability to meet the application requirements.

The HSE supports two possible external clock sources with a maximum of 24 MHz:

- Crystal/ceramic resonator interconnected with the HseOscin/HseOscout signals
- Direct drive clock interconnected with the HseOscin signal

The HseOscin and HseOscout signals are multifunction pins configurable through the I/O multiplex mechanism; for further information refer to [Section 6 I/O multifunction signal configuration](#).

Note:

*When the HSE is configured as the fMASTER source clock, the HSE input frequency cannot be higher than 16 MHz. When the HSE is the PLL input reference clock, then the HSE input frequency must be equal to 16 MHz. If the HSE is the reference for the SMED or the ADC logic, the input frequency can be configured up to 24 MHz.*

### 4.6 Power management

For efficient power management, the application can be put in one of four different low power modes. Users can configure each mode to obtain the best compromise between the lowest power consumption, the fastest startup time and available wakeup sources.

- **Wait mode:** in this mode, the CPU is stopped, but peripherals are kept running. The wakeup is triggered by an internal or external interrupt or reset.
- **Active halt mode with regulator on:** in this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto-wakeup unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in the active halt mode with the regulator off, but the wakeup time is faster. The wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- **Active halt mode with regulator off:** this mode is the same as active halt with the regulator on, except that the main voltage regulator is powered off, so the wakeup time is slower.
- **Halt mode:** in this mode the microcontroller uses the least power. The CPU and peripheral clocks are stopped, while the main voltage regulator is switched in power-off. Wakeup is triggered by an external event or reset.

In all modes the CPU and peripherals remain permanently powered on, the system clock is applied only to selected modules. The RAM content is preserved and the brownout reset circuit remains enabled.

### 4.7 Communication interfaces

#### 4.7.1 Digital addressable lighting interface (DALI)

The DALI (digital addressable lighting interface), standardized as the IEC 62386, is the new interface for lighting control solutions defined by the lighting industry.

The DALI protocol is generally implemented in a DALI communication module (DCM): a serial communication circuit designed for controllable electronic ballasts. "Ballast" is a device or circuit used to provide the required starting voltage and operating current for the LED, fluorescent, mercury or other electronic-discharge lamps.

The STLUX DALI driver has the following characteristics:

- Speed line: 1.2, 2.4 and 4.8 kHz transmission rate  $\pm 10\%$
- Forward payload: 16, 17, 18 and 24-bit message length
- Backward payload: 8-bit message length
- Bidirectional communications
- Monitor receiver line timeout 500 ms  $\pm 10\%$
- Polarity insensitive on DALI\_rx, DALI\_tx signal line
- Interoperability with different message length
- Maskable interrupt request line
- DALI peripheral clock has slowed down to 153.6 kHz in low speed operating mode
- Improved DALI noise rejection filter on DALI\_rx input line (see [DALI noise rejection filter](#))

### DALI noise rejection filter

The STLUX DALI interface includes a noise rejection filter interconnected on the RX channel capable to remove any bounce, glitch or spurious pulse from the RX line. The filter can be configured via three registers:

- MSC\_DALICKSEL: selects the source clock of filter timing
- MSC\_DALICKDIV: configures the clock prescaler value
- MSC\_DALICONF: configures the filter count and operating mode

#### 4.7.2

### Universal asynchronous receiver/transmitter (UART)

UART is the asynchronous receiver/transmitter communication interface.

- SW flow control operating mode
- Full duplex, asynchronous communications
- High precision baud rate generator system
  - Common programmable transmit and receive baud rates up to  $f_{MASTER}/16$
- Programmable data word length (8 or 9-bit)
- Configurable stop bit - support for 1 or 2 stop bit
- Configurable parity control
- Separate enable bits for transmitter and receiver
- Interrupt sources:
  - Transmit events
  - Receive events
  - Error detection flags
- 2 interrupt vectors:
  - Transmitter interrupt
  - Receiver interrupt
- Reduced power consumption mode
- Wakeup from mute mode (by idle line detection or address mark detection)
- 2 receiver wakeup modes:
  - Address bit (MSB)
  - Idle line

#### 4.7.3

### Inter-integrated circuit interface(I<sup>2</sup>C)

The I<sup>2</sup>C (inter-integrated circuit) bus interface serves as an interface between the microcontroller and the serial I<sup>2</sup>C bus. It provides a multimaster capability, and controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing. It supports standard and fast speed modes.

- Parallel-bus/I<sup>2</sup>C protocol converter
- Multimaster capability: the same interface can act as master or slave
- I<sup>2</sup>C master features:
  - Clock generation
  - Start and stop generation
- I<sup>2</sup>C slave features:
  - Programmable I<sup>2</sup>C address detection
  - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds:
  - Standard speed (up to 100 kHz)
  - Fast speed (up to 400 kHz)

- Status flags:
  - Transmitter/receiver mode flag
  - End of byte transmission flag
  - I<sup>2</sup>C busy flag
- Error flags:
  - Arbitration lost condition for master mode
  - Acknowledgment failure after address/ data transmission
  - Detection of misplaced start or stop condition
  - Overrun/underrun if clock stretching is disabled
- Interrupt sources:
  - Communication interrupt
  - Error condition interrupt
  - Wakeup from Halt interrupt
- Wakeup capability: slave mode
  - MCU wakes up from low power mode on address detection in slave mode

## 4.8

### Analog-to-digital converter (ADC)

The STLUX family includes a 10-bit successive approximation ADC with 8 multiplexed input channels. The analog input signal can be amplified before conversion by a selectable gain of 1 or 4 <sup>(1)</sup> times. The gain x4 is available only on the STLUX385A times. The analog-to-digital converter can operate either in single or in continuous/circular modes. The ADC unit has the following main features:

- 8/6 ADC input channel <sup>(1)</sup>
  - 10-bit resolution
  - Single and continuous conversion mode
  - Independent or fixed channel gain value x1 or x4 to extend dynamic range and resolution to 12-bit equivalent <sup>(2)</sup>
  - Interrupt events:
    - EOC interrupt asserted on end of conversion cycle
    - EOS interrupt asserted on end of conversion sequences
    - SEQ\_FULL\_EN interrupt assert on sequencer buffer full
  - ADC input voltage range dependent on selected gain value
  - Selectable conversion data alignment
  - Individual registers for up to 8 successive conversions.
1. *The number of ADC input channels depends of the STLUX device part number*
  2. *The number of ADC input channels depends of the STLUX device part number*

## 4.9

### Analog comparators

The STLUX devices family includes four independent fast analog comparator units (COMP3-0). Each comparator has an internal reference voltage. The COMP3 can be also configured to use an external reference voltage connected to the CPM3 input pin.

Each comparator reference voltage is generated by a dedicated internal-only 4-bit DAC unit.

The main characteristics of the analog comparator unit (ACU) are the following:

- Each comparator has an internally configurable reference
- Internal reference voltages configurable in 16 steps with the 83 mV voltage grain from 0 V (GND) to 1.24 V (voltage reference)
- Two stage comparator architecture is used to reach a high gain
- Comparator output stage value accessible from processor interface
- Continuous fast cycle comparison time

## 5 Pinout and pin description

### 5.1 Pinout

Figure 6. TSSOP38 pinout of STLUX385A





Figure 7. VFQFPN32 pinout of STLUX325A



## 5.2 Pin description

**Table 3. Pin description**

Pin number		Type	Pin name	Main function	Alternate function 1	Alternate function 2	Alternate function 3
TSSOP 38	VFQFPN 32						
1	21	I/O	GPIO1[0]/PWM[0]	SMED PWM channel 0	General purpose I/O 10	-	-
2	22	I/O	DIGIN[0]/CCO_clk	Digital input 0	Configurable clock output signal (CCO)	-	-
3	23	I	DIGIN[1]	Digital input 1	-	-	-
4	24	I/O	GPIO1[1]/PWM[1]	SMED PWM channel 1	General purpose I/O 11	-	-
5	25	I/O	GPIO1[2]/PWM[2]	SMED PWM channel 2	General purpose I/O 12	-	-
6	26 <sup>(1)</sup>	I	DIGIN[2]	Digital input 2	-	-	-
7		I	DIGIN[3]	Digital input 3	-	-	-
8	-	I/O	GPIO1[5]/PWM[5]	SMED PWM channel 5	General purpose I/O 15	-	-
9	27	I/O	SWIM	SWIM data interface	General purpose I/O 06 <sup>(2)</sup>	-	-
10	28	I/O	NRST	Reset	-	-	-
11	29	PS	VDD	Digital and I/O power supply	-	-	-
12	30	PS	VSS	Digital and I/O ground	-	-	-
13	31	PS	VOUT	1.8 V regulator capacitor	-	-	-
14	32	I/O	GPIO0[4]/Dali_TX/I <sup>2</sup> C_sda/Uart_TX	General purpose I/O 04	DALI data transmit	I <sup>2</sup> C data	UART data transmit
15	1	I/O	GPIO0[5]/Dali_RX/I <sup>2</sup> C_scl/Uart_RX	General purpose I/O 05	DALI data receive	I <sup>2</sup> C clock	UART data receive
16	2	I/O	GPIO1[4]/PWM[4]	SMED PWM channel 4	General purpose I/O 14	-	-
17	3	I/O	DIGIN[4]/I <sup>2</sup> C_sda	Digital input 4	I <sup>2</sup> C data	-	-
18	4	I/O	DIGIN[5]/I <sup>2</sup> C_scl	Digital input 5	I <sup>2</sup> Cclock	-	-
19	5	I/O	GPIO1[3]/PWM[3]	SMED PWM channel 3	General purpose I/O 13	-	-
20	6	I/O	GPIO0[2]/I <sup>2</sup> C_sda/HseOscout/Uart_TX	General purpose I/O 02	I <sup>2</sup> C data	Output crystal oscillator signal	UART data transmit
21	7	I/O	GPIO0[3]/I <sup>2</sup> C_scl/HseOscin/Uart_RX	General purpose I/O 03	I <sup>2</sup> C clock	Input crystal oscillator signal / input clock signal	UART data receive
22	-	I/O	GPIO0[0]/Uart_TX/I <sup>2</sup> C_sda	General purpose I/O 00	UART data transmit	I <sup>2</sup> C data	-
23	-	I/O	GPIO0[1]/Uart_RX/I <sup>2</sup> C_scl	General purpose I/O 01	UART data receive	I <sup>2</sup> C clock	-

Pin number		Type	Pin name	Main function	Alternate function 1	Alternate function 2	Alternate function 3
TSSOP 38	VFQFPN 32						
24	8	I	CPP[3]	Positive analog comparator input 3	-	-	-
25	9	I	CPP[2]	Positive analog comparator input 2	-	-	-
26	10	I	CPM3	Negative analog comparator input 3	-	-	-
27	11	I	CPP[1]	Positive analog comparator input 1	-	-	-
28	12	I	CPP[0]	Positive analog comparator input 0	-	-	-
29	13	PS	VDDA	Analog power supply	-	-	-
30	14	PS	VSSA	Analog ground	-	-	-
31	-	I	ADCIN[7]	Analog input 7	-	-	-
32	-	I	ADCIN[6]	Analog input 6	-	-	-
33	15	I	ADCIN[5]	Analog input 5	-	-	-
34	16	I	ADCIN[4]	Analog input 4	-	-	-
35	17	I	ADCIN[3]	Analog input 3	-	-	-
36	18	I	ADCIN[2]	Analog input 2	-	-	-
37	19	I	ADCIN[1]	Analog input 1	-	-	-
38	20	I	ADCIN[0]	Analog input 0	-	-	-

1. The DIGIN3 and DIGIN2 are connected together on the STLUX325A, DIGIN [3\_2] pin.

2. Available only on the STUX325A.

### 5.3 Input/output specifications

The STLUX family includes three different I/O types:

- Normal I/Os configurable either at 2 or 10 MHz maximum frequency.
- Fast I/O operating up to 12 MHz.
- High speed I/O operating up to 32 MHz.

The STLUX I/Os are designed to withstand current injection. For a negative injection current of 4 mA, the resulting leakage current in the adjacent input does not exceed 1 µA; further details are available in [Electrical characteristics](#).

## 6 I/O multifunction signal configuration

Several I/Os have multiple functionalities selectable through the configuration mechanism described from [Section 6.1](#) to [Section 6.5](#). The STLUX I/Os are grouped into four different configurable ports: P0, P1, P2 and P3.

### 6.1 Multifunction configuration policy

The STLUX supports either a cold or warm multifunction signal configuration policy according to the content of the EN\_COLD\_CFG bit field, a part of the GENCFG option byte register.

When the EN\_COLD\_CFG bit is set, the cold configuration is selected and the multifunction signals are configured according to the values stored in the option bytes; otherwise when the EN\_COLD\_CFG bit is cleared (default case), the warm configuration mode is chosen and the multifunction pin functionality is configured through the miscellaneous registers.

The configuration options and the proper configuration registers are detailed in [Table 4](#):

**Table 4. Multifunction configuration registers**

EN_COLD_CFG	Configuration policy	Multifunction configuration registers
1	Cold	AFR_IOMXP0, AFR_IOMXP1 and AFR_IOMXP2
0 (default)	Warm	MSC_IOMXP0, MSC_IOMXP1 and MSC_IOMXP2

The warm configuration is volatile, thus not maintained after a device reset.

### 6.2 Port P0 I/O multifunction configuration signal

The Port P0 multiplexes several input/output functionalities, increasing the device flexibility.

The P0 port pins can be independently assigned to general purpose I/Os or to internal peripherals. All communication peripherals and the external oscillator are hosted by the Port P0 pins.

In order to avoid electrical conflicts on the user application board, the P0 signals are configured at reset as GPIO0 inputs without pull-up resistors. Once the reset is released, the firmware application must initialize the inputs with the proper configuration according to the application needs.

#### 6.2.1 Alternate function P0 configuration signals

The multifunction pins can be configured via one of the following two registers, depending on the overall configuration policy (warm/cold):

- Cold configuration: AFR\_IOMXP0 option byte registers (refer to [Section 9 Option bytes](#)). After the reset the P0 signals are configured in line with AFR\_IOMXP0 contents.
- Warm configuration: MSC\_IOMXP0 miscellaneous register (refer to [Section 6.5 Multifunction port configuration registers](#)). After the reset, the P0 signals are configured as GPIO input lines with the pull-up disabled.

[Table 5](#) summarizes the Port P0 configuration scheme. Both registers MSC\_IOMXP0 and AFR\_IOMXP0 use the same register fields Sel\_p054, Sel\_p032 and Sel\_p010 which respectively control the bits [5, 4], [3, 2] and [1, 0] of the Port P0.

**Table 5. P0 internal multiplexing signals**

Port P0 multifunction configuration signals <sup>(1)</sup>				
Port pins	Multifunction signal		MUX selection	
			Selection fields	
P0[1,0] <sup>(2)</sup>	GPIO0 [1]	GPIO0 [0]	Sel_P010	00
	UART_rx	UART_tx		01
	I <sup>2</sup> C_scl	I <sup>2</sup> C_sda		10
	RFU reserved encoding			11
P0[3,2]	GPIO0 [3]	GPIO0 [2]	Sel_P032	00
	I <sup>2</sup> C_scl	I <sup>2</sup> C_sda		01
	HseOscin	HseOscout		10
	UART_rx	UART_tx		11
P0[5,4]	GPIO0[5]	GPIO0[4]	Sel_P054	00
	DALI_rx	DALI_tx		01
	I <sup>2</sup> C_scl	I <sup>2</sup> C_sda		10
	UART_rx	UART_tx		11

1. The Sel\_p054, Sel\_p032, Sel\_p010 are register fields for both registers MSC\_IOMXP0 and AFR\_IOMXP0. The peripheral conflict (same resources selected on different pins at the same time) has to be prevented by SW configuration. When the I2C interface is selected either on the GPIO0 [5:4] GPIO0 [3:2] or on GPIO0 [1:0] signals the related I/O port speed has to be configured at 10 MHz by programming the GPIO0 internal peripheral.

2. Available only on the STLUX385A.

## 6.2.2 Port P0 diagnostic signals

The primary I/Os can be used to trace the SMED's state evolution. This feature allows the debug of the complex SMED configurations. The trace selection can be enabled or disabled via the register MSC\_IOMXSMD. The diagnostic signal selection through the MSC\_IOMXSMD register overrides the functional configuration of the MSC\_IOMXP0 register.

The Port P0 [5:3] or P0 [2:0] can be configured to output one or two different SMEDs' current states.


The SMEDs FSM state signals (coded on three bits) may be multiplexed either on port bits P0 [5:3] or P0 [2:0]; alternatively two different SMEDs signal states can be traced simultaneously on the same port bits. The SMED trace configuration is forbidden on the Port P [2:0] when the external comparator reference voltage is programmed on the Port P0 [1, 0].

The Port 0 I/O signal availability depends on the STLUX device.

## 6.2.3 Port P0 I/O functional multiplexing signal

Figure 8 shows an outline view of the Port P0 multifunction multiplexing scheme.

Figure 8. Port P0 I/O functional multiplexing scheme



**Note:** Where the "A/F(s) in" and "A/F(s) out" signals are defined in [Section 5.2 Pin description](#). Verify pin availability in [Section 5.2](#).

On the STLUX325A device:

- P0\_ODR [1:0] bits must be keep clear.
- P0 [6] is a multifunction signal configurable through the MSC\_IOMXP2 [7] and AFR\_IOMXP2 [7] register bits - for further details refer to [Section 6.4 Port P2 I/O multifunction configuration signal](#)
- Port P0 [6] signal is controlled by P0\_ODR [6] and P0\_IDR [6] GPIO0 registers.

#### 6.2.4 P0 interrupt capability

Port P0 signals may be configured to generate maskable (IRQ) and un-maskable (NMI) interrupts by programming the MSC\_CFGP0<n> and the MSC\_STSP0 registers (n = index port signal). This functionality is not applicable to the bit port P0 [6] on the STLUX325A. The interrupt request may be configured to wake-up the IC device from the WFI (wait for interrupt), AHalt (active Halt) and Halt power saving state.

#### 6.2.5 P0 programmable pull-up and speed feature

The I/O speed and pad pull-up resistance (47 kΩ) of the port P0 may be configured through the GPIO0 internal registers. The pull-up resistance of the multifunction signal P0 [6] is always enabled on the STLUX325A.

## 6.3

### Port P1 I/O multifunction configuration signal

The Port P1 I/O multifunction pins, similarly to the Port P0, can be individually configured through the following set of registers based on the selected device configuration policy:

- Cold configuration: AFR\_IOMXP1 option byte register (refer to [Section 9 Option bytes](#)). After reset the P1 signals are configured in line with AFR\_IOMXP1 contents.
- Warm configuration: MSC\_IOMXP1 miscellaneous register (refer to [Section 6.5 Multifunction port configuration registers](#)). After reset the P1 signals are configured as PWM output lines.

Every Port1 I/O can be configured to operate as a PWM output pin or a GPIO. Differently from the port P0s, the pins are configured as PWM output signals by default after reset.

[Table 6](#) summarizes the Port P1 configurations as selected by the register fields Sel\_p15 ... Sel\_p10 which respectively control the bits [5] ... [0] of the Port P1 (verify resources availability in [Table 3](#)).

**Table 6. Port P1 I/O multiplexing signal**


Port P1 multifunction configuration signal <sup>(1)</sup>			
Output signal	Multifunction signal	MUX selection	
		Selection bits	Value (binary)
P1[0]	PWM[0]	Sel_P10	1
	GPIO1[0]		0
P1[1]	PWM[1]	Sel_P11	1
	GPIO1[1]		0
P1[2]	GPIO1[1]	Sel_P12	1
	PWM[2]		0
P1[3]	PWM[3]	Sel_P13	1
	GPIO1[3]		0
P1[4]	PWM[4]	Sel_P14	1
	GPIO1[4]		0
P1[5]	PWM[5]	Sel_P15	1
	GPIO1[5]		0

1. The Sel\_p15...Sel\_p10 are common register fields of both registers MSC\_IOMXP1 and AFR\_IOMXP1. In cold configuration the P1x are configured as defined by the AFR\_IOMXP1 option byte. The PWM default polarity level is configured by the register option byte GENCFG. Verify pin availability in [Section 5.2](#).

### 6.3.1 Port P1 I/O multiplexing signal

Figure 9 shows an outline view of the port P1 signal multiplexing scheme.

Figure 9. Port P1 I/O multiplexing scheme



Note: The P1 [5:0] output signals may be read back from the P1\_IDR register only when the pins are configured as GPIO out or PWM signals.

The PWM internal signal is read back also by its own SMED through the SMD< n >\_FSM\_STS register. Verify pin availability in device pin [Section 5.2](#).

### 6.3.2 P1 programmable pull-up feature

The pad pull-up resistances (47 kΩ) of the Port1 may be configured through the GPIO1 internal register.

## 6.4 Port P2 I/O multifunction configuration signal

The Port2 I/O multifunction pins, similarly to the Port0 and Port2, can be individually configured through the following set of registers based on the selected device configuration policy:

- Cold configuration: AFR\_IOMXP2 option byte registers (refer to [Section 9 Option bytes](#)). After reset the P2 signals are configured in line with AFR\_IOMXP2 contents.
- Warm configuration: MSC\_IOMXP2 miscellaneous register (refer to [Section 6.5 Multifunction port configuration registers](#)). After reset the P2 signals are configured as DIGIN input lines with the pull-up enabled.

[Table 7. Port P2 I/O multiplexing signal](#) summarizes the port P2 configurations selected by the register fields Sel\_p25...Sel\_p20 which respectively control the bits [5]... [0] of port P2. The P2 [0] is configured by the CCOEN bit field of the register CKC\_CCOR. The SWIM alternate function signal (when available) is controlled by the Sel\_SWIM bit field provided by registers AFR\_IOMXP2 [7] and MSC\_IOMXP2 [7].

**Table 7. Port P2 I/O multiplexing signal**

Port P2 multifunction configuration signal			
Output signal	Multifunction signal	MUX selection	
		Selection bits	Value (binary)
P2[0]	DIGIN[0]	CCOEN	0
	CCO		1
P2[4]	DIGIN[4]	Sel_P254	1
	I <sup>2</sup> C_sda		0
P2[5]	DIGIN[5]	Sel_P254	1
	I <sup>2</sup> C_scl		0
SWIM	GPIO0[6]	Sel_SWIM	0
	SWIM		X

Note:

The Sel\_P254 is a common register field of both registers MSC\_IOMXP2 and AFR\_IOMXP2.

The peripheral conflict (same resources selected on different pins at the same time) has to be prevented by SW configuration.

The signal ports P2 [3:1] are exclusively interconnected with DIGIN [3:1] primary pins. When the I<sup>2</sup>C i/f is selected on DIGIN [5:4] signals the I/O speed is auto-configured at 10 MHz and the internal pull-up functionality is controlled by the MSC\_INPP2AUX1 register.

The GPIO0 [6] signal is selected when both Sel\_SWIM = '0' and CFG\_GCR [0] = '1'.

SWIM signal function is selected when the CFG\_GCR [0] = '0'.

After reset by default the P2 [0] is configured as the DIGIN [0] signal.

Verify pinout availability in [Table 3](#).

The P2 [0] is configured by the CCOEN field of the CKC\_CCOR register as shown in [Table 7](#).

Offset: 0x2A Default value: 0x00 7 6 5 4 3 2 1 0 RFU Sel\_P054 [1:0] Sel\_P032 [1:0] Sel\_P010 [1:0](1) r r/w r/w r/w

#### 6.4.1 P2 interrupt capability

Port P2 signals may be configured to generate maskable (IRQ) and un-maskable (NMI) interrupts by configuring the MSC\_CFGP2<n> and the MSC\_STSP2 registers (n = index port signal 0-5).

The interrupt request may be configured to wake-up the IC device from the WFI (wait for interrupt), AHalt (active Halt) and Halt power saving state.

#### 6.4.2 P2 programmable pull-up feature

The pad pull-up resistances (47 kΩ) of Port2 signals are individually controllable by the MSC\_INPP2AUX1 register.

## 6.5 Multifunction port configuration registers

### MSC\_IOMXP0 (Port P1 I/O MUX control register)

Table 8. MSC\_IOMXP0 (Port P1 I/O MUX control register)

Offset: 0x2A								
Default value: 0x00								
7	6	5	4	3	2	1	0	
RFU		Sel_P054 [1:0]		Sel_P032 [1:0]		Sel_P010[1:0] <sup>(1)</sup>		
r		r/w		r/w		r/w		

1. Not available on the STLUX325A

The Port0 I/O multifunction signal configurations register (for functionality description refer to [Section 6.2](#).

Verify pinout availability in [Section 5.2 Pin description](#)

- Bit 1 - 0:
  - Sel\_P010 [1:0] Port0 [1:0] I/O multiplexing scheme:
  - 00: Port0 [1:0] are interconnected to GPIO0 [1:0] signals
  - 01: Port0 [1:0] are interconnected to UART\_rx and UART\_tx signals
  - 10: Port0 [1:0] are interconnected to I<sup>2</sup>C\_scl and I<sup>2</sup>C\_sda signals
  - 11: RFU
- Bit 3 - 2:
  - Sel\_P032 [1:0] Port0 [3:2] I/O multiplexing scheme:
  - 00: Port0 [3:2] are interconnected to GPIO0 [3:2] signals
  - 01: Port0 [3:2] are interconnected to I<sup>2</sup>C\_scl and I<sup>2</sup>C\_sda signals
  - 10: Port0 [3:2] are interconnected to HseOscin and HseOscout analog signals
  - 11: Port0 [3:2] are interconnected to UART\_rx and UART\_tx signals
- Bit 5 - 4:
  - Sel\_P054 [1:0] Port0 [5:4] I/O multiplexing scheme:
  - 00: Port0 [5:4] are interconnected to GPIO0 [5:4] signals
  - 01: Port0 [5:4] are interconnected to DALI\_rx and DALI\_tx signals
  - 10: Port0 [5:4] are interconnected to I<sup>2</sup>C\_scl and I<sup>2</sup>C\_sda signals
  - 11: Port0 [5:4] are interconnected to UART\_rx and UART\_tx signals
- Bit 7 - 6:
  - RFU reserved; in order to guarantee future compatibility, the bits are kept or set to 0 during register write operations.

**MSC\_IOMXP1 (Port P1 I/O MUX control register)****Table 9. MSC\_IOMXP1 (Port P1 I/O MUX control register)**

Offset: 0x2B								
Default value: 0x3F								
7	6	5	4	3	2	1	0	
RFU		Sel_P15 <sup>(1)</sup>	Sel_P14	Sel_P13	Sel_P12	Sel_P11	Sel_P10	
r		r/w						

1. Not available on the STLUX325A; these bits are set to 1 afterreset, must be cleared by SW during the IC device initialization phase and during register write operations.

The Port1 I/O multifunction signal configuration register (for functionality description refer to Section 6.2).

Verify pinout availability in [Section 5.2 Pin description](#).

- Bit 0:
  - Sel\_P10 Port1 [0] I/O multiplexing scheme:
  - 0: Port1 [0] is interconnected to GPIO1 [0] signal
  - 1: Port1 [0] is interconnected to PWM [0] signal
- Bit 1:
  - Sel\_P11 Port1 [1] I/O multiplexing scheme
  - 0: Port1 [1] is interconnected to GPIO1 [1] signal
  - 1: Port1 [1] is interconnected to PWM [1] signal
- Bit 2:
  - Sel\_P12 Port1 [2] I/O multiplexing scheme:
  - 0: Port1 [2] is interconnected to GPIO1 [2] signal
  - 1: Port1 [2] is interconnected to PWM [2] signal
- Bit 3:
  - Sel\_P13 Port1 [3] I/O multiplexing scheme:
  - 0: Port1 [3] is interconnected to GPIO1 [3] signal
  - 1: Port1 [3] is interconnected to PWM [3] signal
- Bit 4:
  - Sel\_P14 Port1 [4] I/O multiplexing scheme:
  - 0: Port1 [4] is interconnected to GPIO1 [4] signal
  - 1: Port1 [4] is interconnected to PWM [4] signal
- Bit 5:
  - Sel\_P15 Port1 [5] I/O multiplexing scheme:
  - 0: Port1 [5] is interconnected to GPIO1 [5] signal
  - 1: Port1 [5] is interconnected to PWM [5] signal
- Bit 7 - 6:
  - RFU reserved; in order to guarantee future compatibility, the bits are kept or set to 0 during register write operations.

**MSC\_IOMXP2 (Port P2 I/O MUX control register)**
**Table 10. MSC\_IOMXP2 (Port P2 I/O MUX control register)**

Offset: 0x13 (indirect area)								
Default value: 0xFF								
7	6	5	4	3	2	1	0	
Sel_SWIM	RFU			Sel_P254	RFU			
r/w	r			r/w	r			

The Port1 I/O multifunction signal configurations register (for functionality description refer to [Section 6.5](#).

Check device feature availability.

- Bit 3 - 0:
  - RFU reserved; must be kept 0 during register writing for future compatibility
- Bit 4:
  - Sel\_P254 Port2 [5:4] I/O multiplexing scheme:
  - 0: Port2 [5:4] are interconnected to I<sup>2</sup>C\_scl and I<sup>2</sup>C\_sda signals
  - 1: Port2 [5:4] are interconnected to DIGIN [5:4] signals
- Bit 6 - 5:
  - RFU reserved; in order to guarantee future compatibility, the bits are kept or set to 0 during register write operations.
- Bit 7:
  - Sel\_SWIMSWIM alternate function signal enable; this feature is active when the SWD field of the register CFG\_GCR is set.
  - 0: SWIM pin is configured with GPIO0 [6] signal.
  - 1: SWIM functionality is preserved.

**MSC\_INPP2AUX1 (INPP aux register)**
**Table 11. MSC\_INPP2AUX1 (INPP aux register)**

Offset: 0x08 (indirect area)								
Default value: 0x00								
7	6	5	4	3	2	1	0	
RFU			INPP2_PULCTR [5:0]					
r			r/w					

- Bit 5 - 0:
  - INPP2\_PULCTR [5:0]. This register configures respectively the INPP2 [5:0] pull-up functionality as follows:
    - 0: enable pad pull-up features (enabled by default for compatibility with the STLUX385)
    - 1: disable pad pull-up
- Bit 7 - 6:
  - RFU reserved; in order to guarantee future compatibility, the bits are kept or set to 0 during register write operations.

*Note:* The MSC\_IOMXP2 and MSC\_INPP2AUX1 are addressable in indirect mode.

## 7 Memory and register map

### 7.1 Memory map overview

This section describes the register map implemented in the STLUX devices family. Table 12 shows the main memory map organization. All registers and memory spaces are configured within the first 64 Kbytes of memory, the remaining address spaces are kept reserved for the future use.

Table 12. Internal memory map

Address	Description
00.0000h	2-kB RAM
00.07FFh	Stack
00.0800h	
00.3FFFh	Reserved
00.4000h	
00.43FFh	1 kB data EEPROM
00.4400h	
00.47FFh	Reserved
00.4800h	
00.487Fh	128 option bytes
00.4880h	
00.4FFFh	Reserved
00.5000h	
00.57FFh	Peripheral register region
00.5800h	
00.5FFFh	Reserved
00.6000h	
00.67FFh	2-kB boot ROM
00.6800h	
00.7EFFh	Reserved
00.7F00h	
00.7FFFh	Core register region
00.8000h	
00.8080h	32 interrupt vectors
00.FFFFh	
01.0000h	
FF.FFFFh	Reserved

By default the stack address is initialized at 0x07FF and rolls over when it reaches the address value of 0x0400.

## 7.2

## Register map

Section 7.2 shows the STLUX memory map.

### 7.2.1

### General purpose I/O GPIO0 register map

**Table 13. General purpose I/O GPIO0 register map**

Address	Block	Register name	Register description
0x00.5000	GPIO0	P0_ODR	Output data
0x00.5001		P0_IDR	Input data
0x00.5002		P0_DDR	Data direction
0x00.5003		P0_CR1	Control register 1
0x00.5004		P0_CR2	Control register 2

### 7.2.2

### General purpose I/O GPIO1 register map

**Table 14. General purpose I/O GPIO1 register map**

Address	Block	Register name	Register description
0x00.5005	GPIO1	P1_ODR	Output data
0x00.5006		P1_IDR	Input data
0x00.5007		P1_DDR	Data direction
0x00.5008		P1_CR1	Control register 1
0x00.5009		P1_CR2	Control register 2

### 7.2.3

### Miscellaneous registers

Direct register address mode

**Table 15. Miscellaneous direct register address mode**

Address	Block	Register name	Register description
0x00.5010	MSC	MSC_CFGP00	P00 input line control <a href="#">(1)</a>
0x00.5011		MSC_CFGP01	P01 input line control <a href="#">(1)</a>
0x00.5012		MSC_CFGP02	P02 input line control
0x00.5013		MSC_CFGP03	P03 input line control
0x00.5014		MSC_CFGP04	P04 input line control
0x00.5015		MSC_CFGP05	P05 input line control
0x00.5016		MSC_CFGP20	P20 input line control
0x00.5017		MSC_CFGP21	P21 input line control
0x00.5018		MSC_CFGP22	P22 input line control
0x00.5019		MSC_CFGP23	P23 input line control
0x00.501A		MSC_CFGP24	P24 input line control
0x00.501B		MSC_CFGP25	P25 input line control
0x00.501C		MSC_STSP0	Port0 status
0x00.501D		MSC_STSP2	Port2 status
0x00.501E		MSC_INPP2	Port2 read

Address	Block	Register name	Register description
0x00.501F	MSC	RFU	Reserved for future use
0x00.5020		MSC_DACCTR	Comparators and DAC configuration
0x00.5021		MSC_DACIN0	DAC0 input data
0x00.5022		MSC_DACIN1	DAC1 input data
0x00.5023		MSC_DACIN2	DAC2 input data
0x00.5024		MSC_DACIN3	DAC3 input data
0x00.5025		MSC_SMDCFG01	SMED 0 - 1 behavior
0x00.5026		MSC_SMDCFG23	SMED 2 - 3 behavior
0x00.5027		MSC_SMDCFG45	SMED 4 - 5 behavior
0x00.5028		MSC_SMSWEV	SMED software events
0x00.5029		MSC_SMUNLOCK	SMED unlock
0x00.502A		MSC_CBOXS0	Connection matrix selection for SMED 0
0x00.502B		MSC_CBOXS1	Connection matrix selection for SMED 1
0x00.502C		MSC_CBOXS2	Connection matrix selection for SMED 2
0x00.502D		MSC_CBOXS3	Connection matrix selection for SMED 3
0x00.502E		MSC_CBOXS4	Connection matrix selection for SMED 4
0x00.502F		MSC_CBOXS5	Connection matrix selection for SMED 5
0x00.5030		MSC_IOMXSMD	SMED Trace multiplexing on port 0
0x00.5031		RFU	Reserved for future use
0x00.5035			
0x00.5036		MSC_CFGP15	Aux timer interrupt configuration
0x00.5037		MSC_STSP1	Aux timer interrupt status
0x00.5038		RFU	Reserved for future use
0x00.5039		MSC_INPP3	Port 3 (COMP) read
0x00.503A		MSC_IOMXP0	Port 0 alternate function MUX
0x00.503B		MSC_IOMXP1	Port 1 alternate function MUX
0x00.503C		MSC_IDXADD	MSC indirect register
0x00.503D		MSC_IDXDAT	MSC indirect data

1. Address not available for the STLUX325A.

### Indirect register address mode

**Table 16. Miscellaneous indirect register address mode**

Address (IDX)	Block	Register name	Register description
0x00 - 0x04	MSC (indirect)	RFU	Reserved for future use
0x05		MSC_DALICKSEL	DALI clock selection
0x06		MSC_DALICKDIV	DALI filter clock division factor
0x07		MSC_DALICONF	DALI filter mode configuration
0x08		MSC_INPP2AUX1	INPP2 auxiliary configuration register 1
0x09		MSC_INPP2AUX2	INPP2 auxiliary configuration register 2
0x0A - 0x12		RFU	Reserved for future use
0x13		MSC_IOMXP2	Port2 alternate function MUX register

### 7.2.4 Flash and EEPROM non-volatile memories

**Table 17. Non-volatile memory register map**

Address	Block	Register name	Register description
0x00.505A	MIF	FLASH_CR1	Control register 1
0x00.505B		FLASH_CR2	Control register 2
0x00.505C		FLASH_nCR2	Control register 2 (protection)
0x00.505D		FLASH_FPR	Memory protection
0x00.505E		FLASH_nFPR	Memory protection (complemented reg.)
0x00.505F		FLASH_IAPSR	Flash status
0x00.5062		FLASH_PUKR	Write memory protection removal key reg.
0x00.5063		RFU	Reserved for future use
0x00.5064		FLASH_DUKR	Write memory protection removal data
0x00.5071		FLASH_WAIT	Time access wait-state reg.

### 7.2.5 Reset register

**Table 18. RST\_SR register map**

Address	Block	Register name	Register description
0x00.50B3	RSTC	RST_SR	Reset control status

### 7.2.6 Clock and clock controller

**Table 19. Clock and clock controller register map**

Address	Block	Register name	Register description
0x00.50B4	CKC	CLK_SMD0	SMED 0 clock configuration
0x00.50B5		CLK_SMD1	SMED 1 clock configuration
0x00.50B6		CLK_SMD2	SMED 2 clock configuration
0x00.50B7		CLK_SMD3	SMED 3 clock configuration

Address	Block	Register name	Register description
0x00.50B8	CKC	CLK_SMD4	SMED 4 clock configuration
0x00.50B9		CLK_SMD5	SMED 5 clock configuration
0x00.50BA		RFU	Reserved for future use
0x00.50BB		RFU	Reserved for future use
0x00.50BC		RFU	Reserved for future use
0x00.50BD		RFU	Reserved for future use
0x00.50BE		CLK_PLLDIV	PLL clock divisor
0x00.50BF		CLK_AWUDIV	AWU clock divisor
0x00.50C0		CLK_ICKR	Internal clock control
0x00.50C1		CLK_ECKR	External clock control
0x00.50C2		CLK_PLLR	PLL control
0x00.50C3		CLK_CMSR	Clock master
0x00.50C4		CLK_SWR	Clock switch
0x00.50C5		CLK_SWCR	Switch control
0x00.50C6		CLK_CKDIVR	Clock dividers
0x00.50C7		CLK_PCKENR1	Peripherals clock enable
0x00.50C8		CLK_CSSR	Clock security system
0x00.50C9		CLK_CCOR	Configurable clock output
0x00.50CA		CLK_PCKENR2	Peripherals clock enable
0x00.50CB		RFU	Reserved for future use
0x00.50CC		CLK_HSITRIMR	HSI calibration trimmer
0x00.50CD		CLK_SWIMCCR	SWIM clock division
0x00.50CE		CLK_CCODIVR	CCO divider
0x00.50CF		CLK_ADCR	ADC clock configuration

## 7.2.7 WWDG timers

**Table 20.** WWDG timers register map

Address	Block	Register name	Register description
0x00.50D1	WWDG	WWDG_CR	Watchdog control
0x00.50D2		WWDG_WR	Watchdog window

## 7.2.8 IWDG timers

**Table 21.** IWDG timer register map

Address	Block	Register name	Register description
0x00.50E0	IWDG	IWDG_KR	Watchdog key
0x00.50E1		IWDG_PR	Watchdog time base
0x00.50E2		IWDG_RLR	Watchdog countervalue after reload

## 7.2.9 AWU timers

**Table 22. AWU timer register map**

Address	Block	Register name	Register description
0x00.50F0	AWU	AWU_CSR	AWU control status
0x00.50F1		AWU(APR	AWU asynchronous prescaler buffer
0x00.50F2		AWU_TBR	AWU time base selection

### 7.2.10 Inter-integrated circuit interface (I<sup>2</sup>C)

**Table 23. I<sup>2</sup>C register map**

Address	Block	Register name	Register description
0x00.5210	I <sup>2</sup> C	I <sup>2</sup> C_CR1	I <sup>2</sup> C control register 1
0x00.5211		I <sup>2</sup> C_CR2	I <sup>2</sup> C control register 2
0x00.5212		I <sup>2</sup> C_FREQR	I <sup>2</sup> C frequency register
0x00.5213		I <sup>2</sup> C_OARL	I <sup>2</sup> C ownadd-low register
0x00.5214		I <sup>2</sup> C_OARH	I <sup>2</sup> C ownadd-high register
0x00.5215		RFU	Reserved for future use
0x00.5216		I <sup>2</sup> C_DR	I <sup>2</sup> C data register
0x00.5217		I <sup>2</sup> C_SR1	I <sup>2</sup> C status register 1
0x00.5218		I <sup>2</sup> C_SR2	I <sup>2</sup> C status register 2
0x00.5219		I <sup>2</sup> C_SR3	I <sup>2</sup> C status register 3
0x00.521A		I <sup>2</sup> C_ITR	I <sup>2</sup> C interrupt
0x00.521B		I <sup>2</sup> C_CCRL	I <sup>2</sup> C clock control
0x00.521C		I <sup>2</sup> C_CCRH	I <sup>2</sup> C clock control
0x00.521D		I <sup>2</sup> C_TRISER	I <sup>2</sup> C rising edge

### 7.2.11 Universal asynchronous receiver/transmitter (UART)

**Table 24. UART register map**

Address	Block	Register name	Register description
0x00.5230	UART	UART_SR	UART status
0x00.5231		UART_DR	UART data
0x00.5232		UART_BRR1	UART baud rate div. mantissa [7:0]
0x00.5233		UART_BRR2	UART baud rate div. mantissa [11:8] SCIDIV FRACT [3:0]
0x00.5234		UART_CR1	UART control register 1
0x00.5235		UART_CR2	UART control register 2
0x00.5236		UART_CR3	UART control register 3
0x00.5237		UART_CR4	UART control register 4

## 7.2.12 System timer registers

**Table 25.** System timer register map

Address	Block	Register name	Register description
0x00.5340	STMR	STMR_CR1	Control register 1
0x00.5341		STMR_IER	Interrupt enable
0x00.5342		STMR_SR1	Status register 1
0x00.5343		STMR_EGR	Event generation
0x00.5344		STMR_CNTH	Counter high
0x00.5345		STMR_CNTL	Counter low
0x00.5346		STMR_PSCL	Prescaler low
0x00.5347		STMR_ARRH	Autoreload high
0x00.5348		STMR_ARRL	Autoreload low

## 7.2.13 Auxiliary timer registers

**Table 26.** Auxiliary timer register map

Address	Block	Register name	Register description
0x00.5009	GPIO1	P1_CR2	Control register 2
0x00.5036		MSC_CFGP15	P15 input line control
0x00.5037		MSC_STSP1	Port 1 status
0x00.50C6	CKC	CLK_CCODIVR	CCO clock dividers
0x00.50C9		CLK_CCOR	Configurable clock output

## 7.2.14 Digital addressable lighting interface (DALI)

**Table 27.** DALI register map

Address	Block	Register name	Register description
0x00.53C0	DALI	DALI_CLK_L	Data rate control
0x00.53C1		DALI_CLK_H	Data rate control
0x00.53C2		DALI_FB0	Forward message
0x00.53C3		DALI_FB1	Forward message
0x00.53C4		DALI_FB2	Forward message
0x00.53C5		DALI_BD	Backward message
0x00.53C6		DALI_CR	Control
0x00.53C7		DALI_CSR	Control and status register
0x00.53C8		DALI_CSR1	Control and status register 1
0x00.53C9		DALI_REVNL	Control reverse signal line

### 7.2.15 DALI noise rejection filter registers

Table 28. DALI filter register map

Address	Offset	Block	Register name	Register description
0x00.503C	0x05	MSC (indirect)	MCS_DALICKSEL	DALI clock selection
0x00.503C	0x06		MSC_DALICKDIV	DALI filter clock division factor
0x00.503C	0x07		MSC_DALICONF	DALI filter mode configuration

### 7.2.16 Analog-to-digital converter (ADC)

**Table 29.** ADC register map and reset value

Address	Block	Register name	Register description
0x00.5400	ADC	ADC_CFG	Configuration
0x00.5401		ADC_SOC	Start of conversion
0x00.5402		ADC_IER	Interrupt enable
0x00.5403		ADC_SEQ	Sequencer
0x00.5404		ADC_DATL_0	Low part data 0 converted
0x00.5405		ADC_DATH_0	High part data 0 converted
0x00.5406		ADC_DATL_1	Low part data 1 converted
0x00.5407		ADC_DATH_1	High part data 1 converted
0x00.5408		ADC_DATL_2	Low part data 2 converted
0x00.5409		ADC_DATH_2	High part data 2 converted
0x00.540A		ADC_DATL_3	Low part data 3 converted
0x00.540B		ADC_DATH_3	High part data 3 converted
0x00.540C		ADC_DATL_4	Low part data 4 converted
0x00.540D		ADC_DATH_4	High part data 4 converted
0x00.540E		ADC_DATL_5	Low part data 5 converted
0x00.540F		ADC_DATH_5	High part data 5 converted
0x00.5410		ADC_DATL_6	Low part data 6 converted
0x00.5411		ADC_DATH_6	High part data 6 converted
0x00.5412		ADC_DATL_7	Low part data 7 converted
0x00.5413		ADC_DATH_7	High part data 7 converted
0x00.5414		ADC_SR	Status
0x00.5415		ADC_DLYCNT	SOC delay counter

### 7.2.17 State machine event driven (SMEDs)

The SMED<n> address register is:

$$\text{ADD\_REG} = (5500\text{h} + (40\text{h}) * n) + \text{offset}$$

where <n> is the SMED instance number 0 - 5.

**Table 30.** SMED register map

Address (offset)	Block	Register name	Register description
0x00	SMED<n>	SMD<n>_CTR	Control
0x01		SMD<n>_CTR_TMR	Control time
0x02		SMD<n>_CTR_INP	Control input
0x03		SMD<n>_CTR_DTR	Dithering
0x04		SMD<n>_TMR_T0L	Time T0 LSB
0x05		SMD<n>_TMR_T0H	Time T0 MSB
0x06		SMD<n>_TMR_T1L	Time T1 LSB
0x07		SMD<n>_TMR_T1H	Time T1 MSB

Address (offset)	Block	Register name	Register description
0x08	SMED< n >	SMD< n >_TMR_T2L	Time T2 LSB
0x09		SMD< n >_TMR_T2H	Time T2 MSB
0x0A		SMD< n >_TMR_T3L	Time T3 LSB
0x0B		SMD< n >_TMR_T3H	Time T3 MSB
0x0C		SMD< n >_PRM_ID0	IDLE state parameter0
0x0D		SMD< n >_PRM_ID1	IDLE state parameter1
0x0E		SMD< n >_PRM_ID2	IDLE state parameter2
0x0F		SMD< n >_PRM_S00	S0 state parameter0
0x10		SMD< n >_PRM_S01	S0 state parameter1
0x11		SMD< n >_PRM_S02	S0 state parameter2
0x12		SMD< n >_PRM_S10	S1 state parameter0
0x13		SMD< n >_PRM_S11	S1 state parameter1
0x14		SMD< n >_PRM_S12	S1 state parameter2
0x15		SMD< n >_PRM_S20	S2 state parameter0
0x16		SMD< n >_PRM_S21	S2 state parameter1
0x17		SMD< n >_PRM_S22	S2 state parameter2
0x18		SMD< n >_PRM_S30	S3 state parameter0
0x19		SMD< n >_PRM_S31	S3 state parameter1
0x1A		SMD< n >_PRM_S32	S3 state parameter2
0x1B		SMD< n >_CFG	Timer configuration register
0x1C		SMD< n >_DMP_L	Counter dump LSB
0x1D		SMD< n >_DMP_H	Counter dump MSB
0x1E	SMED< n >	SMD< n >_GSTS	General status
0x1F		SMD< n >_IRQ	Interrupt request register
0x20		SMD< n >_IER	Interrupt enable register
0x21		SMD< n >_ISEL	External events control
0x22		SMD< n >_DMP	Dump enable
0x23		SMD< n >_FSM_STS	FSM core status

## 7.2.18 CPU register

**Table 31. CPU register map**

Address	Block	Register name	Register description
0x00.7F00	CPU	A	Accumulator
0x00.7F01		PCE	Program counter extended
0x00.7F02		PCH	Program counter high
0x00.7F03		PCL	Program counter low
0x00.7F04		XH	X-index high
0x00.7F05		XL	X-index low
0x00.7F06		YH	Y-index high

Address	Block	Register name	Register description
0x00.7F07	CPU	YL	Y-index low
0x00.7F08		SPH	Stack pointer high
0x00.7F09		SPL	Stack pointer low
0x00.7F0A		CC	Code condition

Note: *Register space accessible in debug mode only.*

## 7.2.19 Global configuration register

**Table 32. CFG\_GCR register map**

Address	Block	Register name	Register description
0x00.7F60	GCR	CFG_GCR	Global configuration

## 7.2.20 Interrupt controller

**Table 33. Interrupt software priority register map**

Address	Block	Register name	Register description
0x00.7F70	ITC	ITC_SPR0	Interrupt SW priority register 0
0x00.7F71		ITC_SPR1	Interrupt SW priority register 1
0x00.7F72		ITC_SPR2	Interrupt SW priority register 2
0x00.7F73		ITC_SPR3	Interrupt SW priority register 3
0x00.7F74		ITC_SPR4	Interrupt SW priority register 4
0x00.7F75		ITC_SPR5	Interrupt SW priority register 5
0x00.7F76		ITC_SPR6	Interrupt SW priority register 6
0x00.7F77		ITC_SPR7	Interrupt SW priority register 7

## 7.2.21 SWIM control register

**Table 34. SWIM register map**

Address	Block	Register name	Register description
0x00.7F80	SWIM	SWIM_CSR	SWIM control status
0x00.7F90	DM	DM_BK1E	DM internal registers
...		...	
0x00.7F9B		DM_VER	

## 8 Interrupt table

Table 35 shows the STLUX internal controller's interrupt vector.

Table 35. Interrupt vector exception table

Priority	Source block	Description	Wake up from Halt	Wake up from active halt	Interrupt vector address
	RESET	Reset	Yes	Yes	8000h
	TRAP	Software interrupt			8004h
0	NMI	NMI (not maskable interrupt)	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	8008h
1	AWU	Auto-wakeup from Halt		Yes	800Ch
2	CKC	Clock controller			8010h
3	PO	GPIO0 [5:0] external interrupts	Yes <sup>(1) (2)</sup>	Yes <sup>(1) (2)</sup>	8014h
4	AUXTIM	Auxiliary timer			8018h
5	P2	DIGIN [5:0] external interrupts	Yes, <sup>(1) (2)</sup>	Yes, <sup>(1) (2)</sup>	801Ch
6	SMED0	SMED-0 interrupt			8020h
7	SMED1	SMED-1 control logic			8024h
8	RFU <sup>(3)</sup>	Reserved for future use			8028h
9	RFU <sup>(3)</sup>	Reserved for future use			802Ch
10	RFU <sup>(3)</sup>	Reserved for future use			8030h
11	RFU <sup>(3)</sup>	Reserved for future use			8034h
12	RFU <sup>(3)</sup>	Reserved for future use			8038h
13	RFU <sup>(3)</sup>	Reserved for future use			803Ch
14	RFU <sup>(3)</sup>	Reserved for future use			8040h
15	SMED2	SMED-2 control logic			8044h
16	SMED3	SMED-3 control logic			8048h
17	UART	Tx complete			804Ch
18	UART	Receive register DATA FULL	Indirect <sup>(4)</sup>	Indirect <sup>(4)</sup>	8050h
19	I2C	I2C interrupt	Indirect <sup>(4)</sup>	Yes	8054h
20	RFU <sup>(3)</sup>	Reserved for future use			8058h
21	RFU <sup>(3)</sup>	Reserved for future use			805Ch
22	ADC	End of conversion			8060h
23	SYS-TMR	Update/overflow			8064h
24	FLASH	EOP/WR_PG_DIS			8068h
25	DALI	DALI interrupt line	Indirect <sup>(4)</sup>	Indirect <sup>(4)</sup>	806Ch
26	SMED4	SMED-4 control logic			8070h
27	SMED5	SMED-5 control logic			8074h
28	RFU <sup>(3)</sup>	Reserved future use			8078h
29	RFU <sup>(3)</sup>	Reserved future use			807Ch

1. The P [2, 0] [x] may be configured to generate a NMI requests.
2. The P [2, 0] [x] may be configured to generate an IRQ requests.
3. All RFU and unused interrupts should be initialized with 'IRET' for robust programming.
4. The P0 [x] may be configured to generate an IRQ and NMI request

## 9 Option bytes

The user option byte is a memory EEPROM area allowing users to customize the IC device major functionalities:

- ROP: readout protection control field
- UBC: user boot code protection
- PWM: configurable reset output value
- WDG: internal watchdog HW configuration
- AFR: alternate multifunction signals configuration
- CKC: clock controller functionalities (PLL, HSE enable, AWU clock selection, etc.)
- HSE: clock stabilization counter
- WAIT: Flash and EEPROM wait state access time has to be configured with value 0x00
- BOOT: configurable internal boot sources
- BL: bootloader control sequences

Except the ROP byte all the other option bytes are stored twice in a regular (OPT) and complemented format (NOPT) for redundancy. The option byte can be programmed in ICP mode through the SWIM interface or in IAP mode by the application with the exception of the ROP byte that can be only configured via the SWIM interface.

For further information about Flash programming refer to the programming manual "How to program STM8S and STM8A Flash program memory and data EEPROM" (PM0051).

For information on SWIM programming procedures refer to the "STM8 SWIM communication protocol and debug module" user manual (UM0470).

### 9.1 Option byte register overview

Table 36. Option byte register overview - STLUX385A

Option bits												
Address	Option name	7	6	5	4	3	2	1	0	Default settings		
4800h	ROP	ROP[7:0]										00h
4801h	UCB	UBC[7:0]										00h
4802h	nUCB	nUBC[7:0]										FFh
4803h	GENCFG	Rst_PWM5	Rst_PWM4	Rst_PWM3	Rst_PWM2	Rst_PWM1	Rst_PWM0	COMP_1_2	EN_COLD_CFG	00h		
4804h	nGENCFG	nRst_PWM5	nRst_PWM4	nRst_PWM3	nRst_PWM2	nRst_PWM1	nRst_PWM0	nCOM_P1_2	nEN_COLD_CFG	FFh		
4805h	MISCUOPT	-	-	1	-	LSI_EN	IWdg_hw	WWdg_hw	WWDG_HALT	28h		
4806h	nMISCUOPT	-	-	0	-	nLSI_EN	nIWdg_hw	nWWdg_hw	nWWDG_HALT	D7h		
4807h	CLKCTL	-	-	-	CKAW_USEL1	EXTCLK	CKAW_USEL0	PRSC[1:0]		09h		
4808h	nCLKCTL	-	-	-	nCKA_WUSE_L1	nEXTCLK	nCKA_WUSEL0	nPRSC [1:0]		F6h		
4809h	HSESTAB	HSECNT[7:0]										00h

Option bits										
Address	Option name	7	6	5	4	3	2	1	0	Default settings
480Ah	nHSESTAB	nHSECNT[7:0]								FFh
480Bh	RESERVED	-								00h
480Ch		-								FFh
480Dh	WAITSTATE	-	-	-	-	-	-	WaitStat [1:0]		00h
480Eh	nWAITSTATE	-	-	-	-	-	-	nWaitStat [1:0]		FFh
480Fh	AFR_IOMXP0	-	-	Sel_P054[1:0]	Sel_P032[1:0]	Sel_P010[1:0]				00h
4810h	nAFR_IOMXP0	-	-	nSel_P054[1:0]	nSel_P032[1:0]	nSel_P010[1:0]				FFh
4811h	AFR_IOMXP1	AUXTMR	-	Sel_P15	Sel_P14	Sel_P13	Sel_P12	Sel_P11	Sel_P10	00h
4812h	nAFR_IOMXP1	nAUXTMR	-	nSel_P15	nSel_P14	nSel_P13	nSel_P12	nSel_P11	nSel_P10	FFh
4813h	AFR_IOMXP2	-	-	-	Sel_P254	-	-	-	-	10h
4814h	nAFR_IOMXP2	-	-	-	nSel_P254	-	-	-	-	EFh
4815h	MSC_OPT0	-	-	UARTLine [1:0]	-	-	BootSel [1:0]			01h
4816h	nMSC_OPT0	-	-	nUARTLine [1:0]	-	-	nBootSel [1:0]			FEh
4817h	RESERVED	-								00h
487Dh		-								
487Eh	OPTBL	BL [7:0]								00h
487Fh	nOPTBL	nBL [7:0]								FFh

**Note:** The default setting values refer to the factory configuration. The factory configuration can be overwritten by the user in accordance with the target application requirements.

The factory configuration values are loosed after user programming fields or in case of the ROP unprotecting attempt causing a “Global Flash Erase”.

The predefined initialized bit-values (1 or 0) must be preserved during memory writing.

An undefined option bit must be keep 0 and the complement value at 1 during the memory writing sequence.

**Table 37. Option byte register overview - STLUX325A**

Option bits										
Address	Option name	7	6	5	4	3	2	1	0	Default settings
4800h	ROP	ROP [7:0]								00h
4801h	UCB	UBC [7:0]								00h
4802h	nUCB	nUBC [7:0]								FFh
4803h	GEN CFG	-	Rst_PWM4	Rst_PWM3	Rst_PWM2	Rst_PWM1	Rst_PWM0	-	EN_COLD_CFG	00h

Option bits												
Address	Option name	7	6	5	4	3	2	1	0	Default settings		
4804h	nGEN CFG	-	nRst_PWM 4	nRst_PWM 3	nRst_PWM2	nRst_PWM1	nRst_PWM0	-	nEN_COLD_CFG	FFh		
4805h	MISC UOPT	-	-	1	-	LSI_EN	IWdg_hw	WWdg_hw	WWDG_HALT	28h		
4806h	nMIS CUOPT	-	-	0	-	nLSI_EN	nIWdg_hw	nWWdg_hw	nWWDG_HALT	D7h		
4807h	CLKCTL	-	-	-	CKAWUSEL1	EXTCLK	CKAWUSEL0	PRSC [1:0]		09h		
4808h	nCLK CTL	-	-	-	nCKAWUSEL1	nEXTCLK	nCKAWUSEL0	nPRSC [1:0]		F6h		
4809h	HSESTAB	HSECNT[7:0]								00h		
480Ah	nHSE STAB	nHSECNT[7:0]								FFh		
480Bh	RESE RVED	-								00h		
480Ch		-								FFh		
480Dh	WAIT STAT E	-	-	-	-	-	-	WaitStat [1:0]		00h		
480Eh	nWAI TSTATE	-	-	-	-	-	-	nWaitStat [1:0]		FFh		
480Fh	AFR_IOMXP0	-	-	Sel_P054[1:0]		Sel_P032[1:0]		-	-	00h		
4810h	nAFR_IOMXP0	-	-	nSel_P054[1:0]		nSel_P032[1:0]		-	-	FFh		
4811h	AFR_IOMXP1	AUXTMR	-	-	Sel_P14	Sel_P13	Sel_P12	Sel_P11	Sel_P10	1Fh		
4812h	nAFR_IOMXP1	nAUTMR	-	-	nSel_P14	nSel_P13	nSel_P12	nSel_P11	nSel_P10	E0h		
4813h	AFR_IOMXP2	Sel_SWIM	-	-	Sel_P254	-	-	-	-	10h		
4814h	nAFR_IOMXP2	nSel_SWIM	-	-	nSel_P254	-	-	-	-	EFh		
4815h	MSC_OPT0	-	-	UARTLine [1:0]		-	-	BootSel [1:0]		01h		
4816h	nMS_COPT0	-	-	nUARTLine [1:0]		-	-	nBootSel [1:0]		FEh		

Option bits											
Address	Option name	7	6	5	4	3	2	1	0	Default settings	
4817h	RESET	-	-	-	-	-	-	-	-	00h	
487Dh	RVED	-	-	-	-	-	-	-	-	00h	
487Eh	OPTBL	BL [7:0]								FFh	
487Fh	nOPTBL	nBL [7:0]								FFh	

**Note:** The default setting values refer to the factory configuration. The factory configuration can be overwritten by the user in accordance with the target application requirements.

The factory configuration values are loosed after user programming fields or in case of the ROP unprotecting attempt causing a “Global Flash Erase”.

The predefined initialized bit-values (1 or 0) must be preserved during memory writing.

An undefined option bit must be keep 0 and the complement value at 1 during the memory writing sequence.

## 9.2 Option byte register description

The option byte registers are mapped inside the EEPROM data region.

### ROP (memory readout protection register)

**Table 38. ROP (memory readout protection register)**

Offset: 0x004800									
Default value: 0x00									
7	6	5	4	3	2	1	0		
ROP [7:0]									
r/w									

Bit 7 - 0:

- ROP [7:0] memory readout protection:
- 0xAA: enable readout protection. When readout protection is enabled, reading or modifying the Flash program memory and DATA area in ICP mode (using the SWIM interface) is forbidden, whatever the write protection settings are.

### UBC (UBC user boot code register)

**Table 39. UBC (UBC user boot code register)**

Offset: 0x004801									
Default value: 0x00									
7	6	5	4	3	2	1	0		
UBC [7:0]									
r/w									

Bit 7 - 0:

- UBC [7:0] user boot code write protection memory size: 0x00: no UBC, no Flash memory write-protection
- 0x01: pages 0 to 1 defined as UBC; 1 Kbyte memory write-protected (0x00.8000- 0x00.83FF)
- 0x02: pages 0 to 3 defined as UBC; 2 Kbyte memory write-protected (0x00.8000- 0x00.87FF) 0x03: pages 0 to 4 defined as UBC; 2.5 Kbyte memory write-protected (0x00.8000- 0x00.89FF)... (512 byte every page)
- 0x3E: pages 0 to 63 defined as UBC; 32 Kbyte memory write-protected (0x00.8000- 0x00.FFFF) Other values: reserved.

**nUBC (UBC user boot code register protection)****Table 40. nUBC (UBC user boot code register protection)**

Offset: 0x004802							
Default value: 0xFF							
7	6	5	4	3	2	1	0
nUBC [7:0]							
r/w							

nUBC: not (UBC) EMC byte protection

**GENCFG (general configuration register)****Table 41. GENCFG (general configuration register)**

Offset: 0x004803							
Default value: 0x00							
7	6	5	4	3	2	1	0
Rst_PWM [5:0]				COMP1_2 <sup>(1)</sup>		EN_COLD_C FG	
r/w				r/w		r/w	

1. Available only on the STLUX385A

EN\_COLD\_CFG enables IC cold configuration through the option byte register AFR\_IOMXP0, P1 and P2:

0: default case, the IC multifunction signal configuration is performed by the miscellaneous registers MSC\_IOMXP0, MSC\_IOMXP1 and MSC\_IOMXP2 (warm configuration).

1: enables the multifunction signal configuration through the option byte registers AFR\_IOMXP0, AFR\_IOMXP1 and AFR\_IOMXP2 (cold configuration).

**Bit 1:**

- COMP1\_2 enables the complete backward compatibility with the STLUX385 IC device.

**Bit 7:2:**

- Rst\_PWM [5:0] configures the PWM [n] reset value after the NRST signal
- 0: PWM [n] output low level (native default value)
- 1: PWM [n] output high level.

Note:

The PWM signal programmed reset value is configured during the option byte loader phase, then before the NRST is released it assumes its proper initial values.

The Rst\_PWM5 is not available only on the STLUX325A and must be kept 0.

The Rst\_PWM5 and Rst\_PWM4 are not available only on the STLUX325A and must be kept 0.

**nGENCFG (general configuration register protection)****Table 42. nGENCFG (general configuration register protection)**

Offset: 0x004804							
Default value: 0xFF							
7	6	5	4	3	2	1	0
nRst_PWM [5:0]				nCOMP1_2		nEN_COLD_CFG	
r/w				r/w		r/w	

nGENCFG: not (GENCFG) EMC byte protection.

**MISCUOPT (miscellaneous configuration register)****Table 43. MISCUOPT (miscellaneous configuration register)**

Offset: 0x004805							
Default value: 0x28 (factory configuration)							
7	6	5	4	3	2	1	0
RFU	RFU	RFU	LSI_EN	IWdg_hw	WWdg_hw	WWDG_HALT	
r	r	r	r/w	r/w	r/w	r/w	r/w

**Bit 0:**

- WWdg\_HALT window watchdog reset on Halt: 0: no reset generated on Halt if WWDG is active 1: reset generated on Halt if WWDG is active.

**Bit 1:**

- WWdg\_hw window watchdog hardware enable: 0: window watchdog activation by SW 1: window watchdog activation by HW. Bit 2:
- IWdg\_hw independent watchdog hardware enable:
- 0:independent watchdog activation by SW 1: independent watchdog activation by HW.

**Bit 3**

- LSI\_EN low speed internal RCOSC clock enable:
- 0: LSI clock is not available to CPU
- 1: LSI cock is enabled for CPU.

**Bit 4:**

- RFU reserved; must be kept 0 during register writing for future compatibility.

**Bit 5:**

- RFU reserved; must be kept 1 during register writing for future compatibility.

**Bit 7 - 6:**

- RFU reserved; must be kept 0 during register writing for future compatibility.

**nMISCUOPT (miscellaneous configuration register protection)**

**Table 44. nMISCUOPT (miscellaneous configuration register protection)**

Offset: 0x004806							
Default value: 0xD7 (factory configuration)							
7	6	5	4	3	2	1	0
nRFU	nRFU	nRFU	nLSI_EN	nIWdg_hw	nWWdg_hw	nWWdg_HALT	
r	r	r	r/w	r/w	r/w	r/w	r/w

nMISCUOPT: not (MISCUOPT) EMC byte protection.

#### CLKCTL (CKC configuration register)

**Table 45. CLKCTL (CKC configuration register)**

Offset: 0x004807							
Default value: 0x09 (factory configuration)							
7	6	5	4	3	2	1	0
RFU		CKAWUSEL1			EXTCLK	CKAWUSEL0	PRSC [1:0]
r		r/w			r/w	r/w	r/w

##### Bit 1 - 0:

- PRSC [1:0] prescaler value for HSE to provide the AWU unit with the low speed clock:
  - 00: 24 MHz to 128 kHz prescaler
  - 01: 16 MHz to 128 kHz prescaler
  - 10: 8 MHz to 128 kHz prescaler
  - 11: 4 MHz to 128 kHz prescaler.

##### Bit 3:

- EXTCLK external clock selection:
  - 0: external crystal oscillator clock connected to the HseOscin and HseOscout signals
  - 1: external direct drive clock connected to the HseOscin.

##### Bit 4, 2:

- CKAWUSEL[1:0] AWU clock selection:
  - 00: low speed internal clock used for AWU module
  - 01: HSE high speed external clock with prescaler used for AWU module
  - 10: reserved encoding value
  - 11: reserved encoding value.

##### Bit 7 - 5:

- RFU reserved; must be kept 0 during register writing for future compatibility.

#### nCLKCTL (CKC configuration register protection)

**Table 46. nCLKCTL (CKC configuration register protection)**

Offset: 0x004808							
Default value: 0xF6 (factory configuration)							
7	6	5	4	3	2	1	0

Offset: 0x004808				
Default value: 0xF6 (factory configuration)				
nRFU	nCKAWUSEL1	nEXTCLK	nCKAWUSEL0	nPRSC [1:0]
r	r/w	r/w	r/w	r/w

nCLKCTL: not (CLKCTL) EMC byte protection.

#### HSESTAB (HSE clock stabilization register)

**Table 47. HSESTAB (HSE clock stabilization register)**

Offset: 0x004809							
Default value: 0x00							
7	6	5	4	3	2	1	0
HSECNT [7:0]							
r/w							

#### Bit 7 - 0:

- HSECNT [7:0] HSE crystal oscillator stabilization cycles:
- 0x00: 2048 clock cycles
- 0xB4: 128 clock cycles
- 0xD2: 8 clock cycles
- 0xE1: 0.5 clock cycles.

#### nHSESTAB (HSE clock stabilization register protection)

**Table 48. nHSESTAB (HSE clock stabilization register protection)**

Offset: 0x00480A							
Default value: 0xFF							
7	6	5	4	3	2	1	0
nHSECNT [7:0]							
r/w							

nHSESTAB: not (HSESTAB) EMC byte protection.

#### WAITSTATE (Flash wait state register)

**Table 49. WAITSTATE (Flash wait state register)**

Offset: 0x00480D							
Default value: 0x00 or 0x40 according to the device							
7	6	5	4	3	2	1	0
RFU						WaitStat [1:0]	
r						r/w	

#### Bit 1 - 0:

- WaitStat [1:0] configures the EEPROM and Flash programmable delay read access time:

- 00: 0 no delay cycle (default case fMASTERat 16 MHz) 01: 1 delay cycles
- 10: 2 delay cycles
- 11: 3 delay cycles.

**Bit 7 - 2:**

- RFU reserved; must be kept 0 during register writing for future compatibility.

**nWAITSTATE (Flash wait state register protection)**
**Table 50. nWAITSTATE (Flash wait state register)**

Offset: 0x00480E							
Default value: 0xFF or BF according to the device							
7	6	5	4	3	2	1	0
nRFU					nWaitStat [1:0]		
r					r/w		

nWAITSTATE: not (WAITSTATE) EMC byte protection.

**Table 51. AFR\_IOMXP0 (alternative Port0 configuration register)**

Offset: 0x00480F							
Default value: 0x00							
7	6	5	4	3	2	1	0
RFU		Sel_P054 [1:0]			Sel_P032 [1:0]		
r		r/w			r/w		

1. Available only on the STLUX385A, otherwise keep 0.

**Bit 5 - 0:**

- Refer to MSC\_IOMXP0 miscellaneous register field description .

**Bit 7 - 6:**

- RFU reserved; must be kept 0 during register writing for future compatibility

**nAFR\_IOMXP0 (alternative Port0 configuration register protection)**
**Table 52. nAFR\_IOMXP0 (alternative Port0 configuration register protection)**

Offset: 0x004810							
Default value: 0xFF							
7	6	5	4	3	2	1	0
nRFU		nSel_P054 [1:0]			nSel_P032 [1:0]		
r		r/w			r/w		

nAFR\_IOMXP0: not (AFR\_IOMXP0) EMC byte protection.

**AFR\_IOMXP1 (alternative Port1 configuration register)**

**Table 53. AFR\_IOMXP1 (alternative Port1 configuration register)**

Offset: 0x004811							
Default value: 0x00 or 0x3F or 0x1F or 0x0F according to the device							
7	6	5	4	3	2	1	0
AUXTMR	RFU	Sel_P15 <sup>(1)</sup>	Sel_P14 <sup>(2)</sup>	Sel_P13	Sel_P12	Sel_P11	Sel_P10
r/w	r	r/w	r/w	r/w	r/w	r/w	r/w

1. Available only on the STLUX385A, otherwise keep 0.
2. Available only on the STLUX385A and STLUX325A, otherwise keep 0.

**Bit 5 - 0:**

- Refer to MSC\_IOMXP1 miscellaneous register field description Section 7.2.3

**Bit 6:**

- RFU reserved; must be kept 0 during register writing for future product compatibility

**Bit 7:**

- AUXTIM CCO aux timer compatibility features
- 0: CCO aux timer enabled
- 1: CCO aux timer disabled

**nAFR\_IOMXP1 (alternative Port1 configuration register protection)**
**Table 54. nAFR\_IOMXP1 (alternative Port1 configuration register protection)**

Offset: 0x004812							
Default value: 0xFF or 0xC0 or 0xE0 or 0xF0 depends on devices							
7	6	5	4	3	2	1	0
nAUXTMR	nRFU	nSel_P15	nSel_P14	nSel_P13	nSel_P12	nSel_P11	nSel_P10
r/w	r	r/w	r/w	r/w	r/w	r/w	r/w

nAFR\_IOMXP1: not (AFR\_IOMXP1) EMC byte protection.

**AFR\_IOMXP2 (alternative Port2 configuration register)**
**Table 55. AFR\_IOMXP2 (alternative Port2 configuration register)**

Offset: 0x004813							
Default value: 0x10 or 0x50 according to the device							
7	6	5	4	3	2	1	0
Sel_SWIM <sup>(1)</sup>	RFU		Sel_P254	RFU	RFU	RFU	RFU
r/w	r		r/w	r	r	r	r

1. Available only on the STLUX325A, otherwise keep 0.

**Bit 3 - 0:**

- RFU reserved; must be kept 0 during register writing for future product compatibility

**Bit 4:**

- Refer to MSC\_IOMXP2 miscellaneous register field description Section 6.4 Port P2 I/O multifunction configuration signal.

**Bit 6 - 5:**

- RFU reserved; must be kept 0 during register writing for future product compatibility.

**Bit 7:**

- Refer to MSC\_IOMXP2 miscellaneous register field description Section 6.4 Port P2 I/O multifunction configuration signal

**nAFR\_IOMXP2 (alternative Port2 configuration register protection)**
**Table 56. nAFR\_IOMXP2 (alternative Port2 configuration register protection)**

Offset: 0x004814							
Default value: 0xEF or 0xAF according to the device							
7	6	5	4	3	2	1	0
nSel_SWIM	nRFU		nSel_P254	nRFU	nRFU	nRFU	nRFU
r/w	r		r/w	r	r	r	r

nAFR\_IOMXP2: not (AFR\_IOMXP2) EMC byte protection.

**MSC\_OPT0 (miscellaneous configuration reg0)**
**Table 57. MSC\_OPT0 (miscellaneous configuration reg0)**

Offset: 0x004815							
Default value: 0x01							
7	6	5	4	3	2	1	0
RFU		UARTline [1:0]				BootSel [1:0]	
r	r/w				r	r/w	

**Bit 1 - 0:**

- BootSel [1:0] boot-ROM peripheral enables:
- 00: automatic scan boot sources; this selection enables the automatic scan configuration sequence of all possible initializing peripheral devices: Periph0 (UART), Periph1 (RFU).
- 01: enable boot source: Periph0 10: enable boot source: Periph1
- 11: enable boot sources: Periph1, Periph0

**Bit 3 - 2:**

- RFU reserved; must be kept 0 during register writing for future compatibility.

**Bit 5 - 4:**

- UARTline [1:0] selects the UART port configuration pins involved during the bootload sequence in warm configuration mode; in case of cold configuration, this field is ignored since the UART port is selected by the register AFR\_IOPX0.
- 00:boot sequence with the UART i/f configured in all possible UART multiplexed signal schemes. This sequence is used when UART i/f position is not specified.
- 01:boot sequence with UART i/f configured on P0 (1, 0) 10: boot sequence with UART i/f configured on P0 (3, 2) 11: boot sequence with UART i/f configured on P0 (5, 4).

**Bit 7 - 6:**

- RFU reserved; must be kept 0 during register writing for future compatibility.

**nMSC\_OPT0 (miscellaneous configuration reg0 protection)**

**Table 58. nMSC\_OPT0 (miscellaneous configuration reg0 protection)**

Offset: 0x004816								
Default value: 0xFE								
7	6	5	4	3	2	1	0	
nRFU	nUARTline [1:0]			nRFU	nBootSel [1:0]			
r	r/w			r	r/w			

nMSC\_OPT0: not (MSC\_OPT0) EMC byte protection.

#### OPTBL (option byte bootloader)

**Table 59. OPTBL (option byte bootloader)**

Offset: 0x00487E								
Default value: 0x00								
7	6	5	4	3	2	1	0	
BL [7:0]								
r/w								

#### Bit 7 - 0:

- BL[7:0] the bootloader field checked by the internal BootROM code during the STLUX initialization phase. The content of register locations 0x00487E, 0x00487F and 0x008000 determine the bootloader SW flow execution sequence.

#### nOPTBL (option byte boot loader protection)

**Table 60. nOPTBL (option byte boot loader protection)**

Offset: 0x00487F								
Default value: 0xFF								
7	6	5	4	3	2	1	0	
nBL [7:0]								
r/w								

nOPTBL: not (OPTBL) EMC byte protection.

## 10 Device identification

### 10.1 Unique ID

The STLUX family provides a 56-bit unique identifier code usable as a device identification number which can be used to increase the device security. The unique ID code is a frozen signature not alterable by user.

The unique device identifier is ideally used by the application software and is suited for:

- Serial code
- Security keys in conjunction with cryptographic software to increase the embedded Flash code security
- Activating the secure boot sequence.

**Table 61. Unique ID register overview**

Address	Option name	Unique ID bits												
		7	6	5	4	3	2	1	0					
48E0h	UID0	LotNum [7:0]												
48E1h	UID1	LotNum [15:8]												
48E2h	UID2	LotNum [23:16]												
48E3h	UID3	WaferNum [4:0]					Xcoord [7:5]							
48E4h	UID4	Xcoord [4:0]					Ycoord [7:5]							
48E5h	UID5	Ycoord [4:0]					LotNum [42:40]							
48E6h	UID6	LotNum [31:24]												
48E7h	UID7	LotNum [39:32]												

## 10.2 Device ID

The STLUX family identification model is coded in the following register area and it cannot be altered by the user.

**Table 62. Dev ID register overview**

Address	Option name	Dev ID bits									Default settings
		7	6	5	4	3	2	1	0		
4896h	DVD0	DEV_ID[7:0]									(1)
4897h	nDVD0	nDEV_ID[7:0]									(1)
4898h	DVD1	RFU			Rev_ID [4:0]						(1)
4899h	nDVD1	nRFU			nRev_ID [4:0]						(1)

1. See Table 65

The RFU and nRFU value are reserved and the value may be changed within devices.

**Table 63. Device revision model overview**

STLUX device revision model		
DEV_ID[7:0]	Rev_ID[4:0]	Device name
0x00	0b00000	STLUX385
0x00	0b00001	STLUX385A
0x10	0b00001	STLUX325A

Note: The mask DVD1 and nDVD1 register with 0x1F when read the Rev\_ID [4:0] field.

## 11 Electrical characteristics

### 11.1 Parameter conditions

Unless otherwise specified, all voltages are referred to  $V_{SS}$ .  $V_{DDA}$  and  $V_{DD}$  must be connected to the same voltage value.  $V_{SS}$  and  $V_{SSA}$  must be connected together with the shortest wire loop.

#### 11.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25^\circ\text{C}$  and  $T_A = T_{A\max}$ . (given by the selected temperature range).

Databased on characterization results, design simulation and/or technology characteristics are indicated according to each table specific notes and are not tested in production.

#### 11.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ . They are given only as design guidelines and are not tested. Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.


#### 11.1.3 Typical curves

Unless otherwise specified, all typical curves are given as design guidelines only and are not tested.

#### 11.1.4 Typical current consumption

For typical current consumption measurements,  $V_{DD}$  and  $V_{DDA}$  are connected together as shown in Figure 10.


Figure 10. Supply current measurement conditions



### 11.1.5 Loading capacitors

The loading conditions used for pin parameter measurement are shown in Figure 11.


**Figure 11. Pin loading conditions**



### 11.1.6 Pin output voltage

The input voltage measurement on a pin is described in Figure 12.

**Figure 12. Pin input voltage**



## 11.2 Absolute maximum ratings

Stresses above those listed as 'absolute maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect the device reliability.

**Table 64. Voltage characteristics**

Symbol	Ratings	Min.	Max.	Unit
$V_{DDX}-V_{SSX}$	Supply voltage (1)	-0.3	6.5	V
$V_{IN}$	Input voltage on any other pin (2)	$V_{SS} - 0.3$	$V_{DD} + 0.3$	
$V_{DD} - V_{DDA}$	Variation between different power pins		50	mV
$V_{SS} - V_{SSA}$	Variation between all the different ground pins (3)		50	
$V_{ESD}$	Electrostatic discharge voltage	Refer to absolute maximum ratings (electrical sensitivity) in <b>Section 11.4.1 on page 93</b>		

1. All power  $V_{DDX}$  ( $V_{DD}$ ,  $V_{DDA}$ ) and ground  $V_{SSX}$  ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply.

2.  $I_{INJ(PIN)}$  must never be exceeded. This is implicitly insured if  $V_{IN}$  maximum is respected. If  $V_{IN}$  maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ(PIN)}$  value. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .
3.  $V_{SS}$  and  $V_{SSA}$  signals must be interconnected together with a short wire loop.

**Table 65. Current characteristics**

Symbol	Ratings	Max <sup>(1)</sup>	Unit
$I_{VDDX}$	Total current into $V_{DDX}$ power lines <sup>(2)</sup>	100	mA
$I_{VSSX}$	Total current out of $V_{SSX}$ power lines <sup>(2)</sup>	100	
$I_O$	Output current sunk by any I/Os and control pin	Ref.to	
	Output current source by any I/Os and control pin		
$I_{INJ(PIN)}^{(3), (4)}$	Injected current on any pin	$\pm 4$	
$I_{INJ(TOT)}^{(3) (4) (5)}$	Sum of injected currents	$\pm 20$	

1. Data based on characterization results, not tested in production.
2. All power  $V_{DD}$  ( $V_{DD}$ ,  $V_{DDA}$ ) and ground  $V_{SS}$  ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply.
3.  $I_{INJ(PIN)}$  must never be exceeded. This is implicitly insured if  $V_{IN}$  maximum is respected. If  $V_{IN}$  maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ(PIN)}$  value. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .
4. Negative injection disturbs the analog performance of the device.
5. When several inputs are submitted to a current injection, the maximum  $S_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with  $S_{INJ(PIN)}$  maximum current injection on four I/O port pins of the device.

**Table 66. Thermal characteristics**

Symbol	Ratings	Max.	Unit
$T_{STG}$	Storage temperature range	-65 to 150	°C
$T_J$	Maximum junction temperature	150	

## 11.3 Operating conditions

The device must be used in operating conditions that respect the parameters listed in Table 68 In addition, a full account must be taken for all physical capacitor characteristics and tolerances.

**Table 67. General operating conditions**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{CPU}$	Internal CPU clock frequency	-40 ≤ TA ≤ 105 °C	0		16	MHz
$V_{DD1}, V_{DDA1}$	Operating voltages		3 <sup>(1)</sup>		5.5 <sup>(1)</sup>	V
$V_{DD}, V_{DDA}$	Nominal operating voltages		3.3 <sup>(1)</sup>		5 <sup>(1)</sup>	
$V_{OUT}$	Core digital power supply			1.8 <sup>(2)</sup>		
	CVOUT: capacitance of external capacitor <sup>(2)</sup>		470		3300	nF
	ESR of external capacitor <sup>(3)</sup>		0.05		0.2	Ω
	ESL of external capacitor <sup>(3)</sup>				15	nH
$\Theta_{JA}^{(4)}$	FR4 multilayer PCB	TSSOP38	80			°C/W

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$\Theta_{JA}^{(4)}$	FR4 multilayer PCB	VFQFPN32		26		°C/W
$T_A$	Ambient temperature	$P_d = 100 \text{ mW}$	-40		105	°C

1. The external power supply can be within range from 3 V up to 5.5 V although IC performances are optimized for a power supply equal to 3.3 V.
2. Care should be taken when the capacitor is selected due to its tolerance, its dependency on temperature, DC bias and frequency.
3. Internal core power supply voltage
4. To calculate  $P_{Dmax}(TA)$ , use the formula  $P_{Dmax} = (T_{Jmax} - T_A)/Q_{JA}$ .

**Table 68. Operating conditions at power-up/power-down**

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Typ.	Max. <sup>(1)</sup>	Unit
t <sub>VDD</sub>	$V_{DD}$ riset time rate		2 $\mu\text{s}/\text{V}$		1sec./V <sup>(2)</sup>	
	$V_{DD}$ fall time rate		2 $\mu\text{s}/\text{V}$		1sec./V <sup>(2)</sup>	
t <sub>TEMP</sub>	Reset release delay	$V_{DD}$ rising		3		ms
V <sub>IT+</sub>	Power-on reset threshold		2.65	2.8	2.98	V
	Brownout reset threshold		2.58	2.73	2.88	
V <sub>HYS(BOR)</sub>	Brownout reset hysteresis			70		mV


1. Guaranteed by design, not tested in production.

2. Power supply ramp must be monotone

### 11.3.1 VOUT external capacitor

The stabilization of the main regulator is achieved by connecting an external capacitor C<sub>VOUT</sub> (c) to the VOUT pin. The C<sub>VOUT</sub> is specified in Section 11.3.

Care should be taken to limit the series inductance to less than 15 nH.

**Figure 13. External capacitor C<sub>VOUT</sub>**

### 11.3.2

### Supply current characteristics

The STLUX supply current is calculated by summing the supply base current in the desired operating mode as per [Table 70](#), with the peripheral supply current value reported in [Table 72](#) and [Table 73](#).

For example, considering an application where:

- $f_{MASTER} = f_{CPU} = 16$  MHz provided by HSI internal RC oscillator
- CPU code execution in Flash
- All base peripheral actives: I<sup>2</sup>C, UART, DALI, ITC, GPIO0, SysTmrWWDG and IWDG
- ADC conversion frequency  $f_{ADC} = 5.3$  MHz
- ACU (comparator and DAC units) active
- 6 PWM toggling at  $f_{PWM} = 0.5$  MHz provided by 6 SMEDs running at  $f_{SMED} = 12$  MHz ( $N_{PWM} = 6$ ).

The total current consumption is given by [Eq. \(1\)](#):

$$I_{DD} = I_{DD}(\text{RUN2}) + I_{DD}(\text{ADC2}) + I_{DD}(\text{ACU}) + I_{DD}(\text{PLL}) + I_{DD}(\text{PWM}) \quad (1)$$

Where  $I_{DD}(\text{PWM}) = I_{DD}(\text{PWM1}) \cdot I_{DD}(\text{PLL}) + I_{DD}(\text{PWM}) \cdot *$   
 $N_{PWM}$

More generally, the PWM current consumption has to be individually evaluated for each  $f_{SMED}$  clock grouping, using [Eq. \(2\)](#).

$$II_{DD} \quad (2)$$

where  $i = f_{SMED}$  clock group index;  $N_i =$  PWM number of the  $i$ \_th clock group;  
 $N_{fSMED} = f_{SMED}$  clock group number.

### IC supply base current consumption

[Table 69](#) summarizes the current consumption measured on  $V_{DD}/V_{DDA}$  supply pins in relevant operative conditions.

**Table 69. Supply base current consumption at  $V_{DD}/V_{DDA} = 3.3/5$  V**

Symbol	Code	Clock			Peripheral	Consumption <sup>(1)</sup>		Note
		$f_{MASTER}$		$f_{CPU}$		Typ. <sup>(4)</sup>	Max. <sup>(4)</sup>	
Op. mode	Code area	Source	MHz	MHz	Enb/Dis	mA	mA	Description
$I_{DD}(\text{Run1})$	Flash	HSI	2	2	All	2.3	2.77	
$I_{DD}(\text{Run2})$	Flash	HSI	16	16	All	9.4	11.3	
$I_{DD}(\text{Run3})$	RAM	HSI	16	16	All	4.2	5.1	
$I_{DD}(\text{Run4})$	Fash	HSE <sup>(5)</sup>	16	16	All	10.0	12.1	$V_{DD}/V_{DDA} = 3.3$ V
						10.6	12.74	$V_{DD}/V_{DDA} = 5$ V
$I_{DD}(\text{Run5})$	RAM	HSE <sup>(5)</sup>	16	16	All	4.6	5.53	$V_{DD}/V_{DDA} = 3.3$ V
						5.2	6.63	$V_{DD}/V_{DDA} = 5$ V
$I_{DD}(\text{SLOW1})$	Flash	HSI	16	2	All	3.6	4.33	
$I_{DD}(\text{SLOW2})$	RAM	HSI	16	2	All	2.9	3.5	
$I_{DD}(\text{SLOW3})$	Flash	HSE <sup>(5)</sup>	16	2	All	3.9	4.7	$V_{DD}/V_{DDA} = 3.3$ V
						4.5	5.5	$V_{DD}/V_{DDA} = 5$ V
$I_{DD}(\text{SLOW4})$	Flash	HSI	16	0.125	All	2.7	3.3	
$I_{DD}(\text{SLOW5})$	Flash	HSE <sup>(5)</sup>	16	0.125	All	3.0	3.7	$V_{DD}/V_{DDA} = 3.3$ V

Symbol	Code	Clock			Peripheral	Consumption <sup>(1)</sup>		Note
I <sub>DD(SLOW5)</sub>	Flash	HSE <sup>(5)</sup>	16	0.125	All	3.6	4.4	V <sub>DD</sub> /V <sub>DDA</sub> =5 V
I <sub>DD(SLOW6)</sub>	Flash	LSI	0.153	0.153	All	1.5	1.9	
I <sub>DD(WFI1)</sub>	Flash	HSI	16	16	All	2.6	3.2	
I <sub>DD(WFI2)</sub>	Flash	HSE <sup>(5)</sup>	16	16	All	3.1	3.8	V <sub>DD</sub> /V <sub>DDA</sub> =3.3 V
						3.8	5.6	V <sub>DD</sub> /V <sub>DDA</sub> =5 V

1. Data based on characterization results not tested in production.
2. "All" means: I<sup>2</sup>C, UART, DALI, ITC, GPIO0, SysTmr, WWDG and IWDG peripherals active.
3. The peripheral current consumption is supplied by the VCORE voltage (1.8 V).
4. Temperature operating: T<sub>A</sub>=25 °C.
5. HSE frequency provided by external quartz.

### IC low power current consumption

Table 70 summarizes the current consumption measured on V<sub>DD</sub>/V<sub>DDA</sub> supply pins in power saving conditions.

**Table 70. Supply low power consumption at V<sub>DD</sub>/V<sub>DDA</sub>= 3.3/5 V**

Symbol	Code	Clock		Peripheral		Consumption <sup>(1)</sup>		Note
Op.mode <sup>(2), (3)</sup>	Code area	f <sub>MASTER</sub>		EEROM <sup>(4)</sup>	MVRreg. <sup>(5)</sup>	Typ. <sup>(6), (7)</sup>	Max. <sup>(8)</sup> ,	Description
		Source	MHz	Enable	Enable			
I <sub>DD(AHLT1)</sub>	Flash	HSI	16	Enable	Enable	0.23	0.32	AWU clocked by LSI
I <sub>DD(AHLT2)</sub>	Flash	HSI	16	Enable	Disable	0.085	0.12	AWU clocked by LSI
I <sub>DD(AHLT3)</sub>	Flash	HSE <sup>(9), (10)</sup>	16	Enable	Enable	0.73	0.90	V <sub>DD</sub> /V <sub>DDA</sub> =3.3 V
						1.4	1.7	V <sub>DD</sub> /V <sub>DDA</sub> =5 V
I <sub>DD(AHLT4)</sub>	Flash	HSE <sup>(9), (10)</sup>	16	Enable	Disable	0.65	0.95	V <sub>DD</sub> /V <sub>DDA</sub> =3.3 V
						1.2	1.45	V <sub>DD</sub> /V <sub>DDA</sub> =5 V
I <sub>DD(HLT1)</sub>	Flash	HSI	16	Enable	Disable	0.087	0.13	
I <sub>DD(HLT2)</sub>	Flash	HSE <sup>(9), (10)</sup>	16	Enable	Disable	0.075	0.11	V <sub>DD</sub> /V <sub>DDA</sub> =3.3 V
						0.090	0.15	V <sub>DD</sub> /V <sub>DDA</sub> =5 V

1. Data based on characterization results not tested in production.
2. Active halt op. mode: all peripherals except AWU and IWDG are disabled (clock gated).
3. HALT op. mode: all peripherals are disabled (clock gated).
4. EEPROM is considered always enabled.
5. VCORE main DC voltage regulator.
6. Temperature operating: T<sub>A</sub>= 25°C.
7. All the analog input signals are connected to GND; the signals of the port P0, P1 and P2 are configured as input with the pull-up enabled.
8. Temperature operating: T<sub>A</sub>= 105°C.
9. HSE frequency provided by external quartz.
10. AWU clocked by HSE source clock.

### IC peripheral current consumption (3.3 V)

Table 71 summarizes the peripheral current consumption measured on V<sub>DD</sub>/V<sub>DDA</sub> supply pins.

**Table 71.** Peripheral supply current consumption at  $V_{DD}/V_{DDA} = 3.3$  V

Symbol	Clock				Peripherals			Consumption <sup>(1)</sup>	
	PLL	$f$ <sup>(2)</sup>	fPWM <sup>(3)</sup>	$f_{ADC}$ <sup>(4)</sup>	ADC <sup>(5)</sup>	PWM <sup>(6), (7)</sup>	ACU <sup>(8)</sup>	Typ. <sup>(9)</sup>	Max. <sup>(9)</sup>
Op.mode	Enb/Dis	MHz	MHz	MHz	Enb/Dis	Num	Enb/Dis	mA	mA
	Enab	0	0	0	Disab	0	Disab	2.3	2.7
$I_{DD}(PLL)$	Disab	0	0	0	Disab	0	Enab	1.9	2.3
$I_{DD}(PWM1PLL96)$	Enab	96	0.5	0	Disab	1	Disab	1.8	2.1
$I_{DD}(PWM4PLL96)$						4		6.69	8.32
$I_{DD}(PWM5PLL96)$						5		8.55	10.4
$I_{DD}(PWM6PLL96)$						6		10.12	12.2
$I_{DD}(PWM1PLL48)$	Enab	48	0.5	0	Disab	1	Disab	1.12	1.4
$I_{DD}(PWM4PLL48)$						4		4.31	5.31
$I_{DD}(PWM5PLL48)$						5		5.6	6.8
$I_{DD}(PWM6PLL48)$						6		6.54	7.85
$I_{DD}(PWM1PLL24)$	Enab	24	0.5	0	Disab	1	Disab	0.71	0.9
$I_{DD}(PWM4PLL24)$						4		2.89	3.54
$I_{DD}(PWM5PLL24)$						5		3.9	4.7
$I_{DD}(PWM6PLL24)$						6		4.39	5.27
$I_{DD}(PWM1PLL12)$	Enab	12	0.5	0	Disab	1	Disab	0.6	0.7
$I_{DD}(PWM4PLL12)$						4		2.2	2.69
$I_{DD}(PWM5PLL12)$						5		2.95	3.6
$I_{DD}(PWM6PLL12)$						6		3.33	4
$I_{DD}(PWM1PLL6)$	Enab	6	0.5	0	Disab	1	Disab	0.5	0.6
$I_{DD}(PWM4PLL6)$						4		1.85	2.26
$I_{DD}(PWM5PLL6)$						5		2.6	3.2
$I_{DD}(PWM6PLL6)$						6		2.81	3.4
$I_{DD}(PWM1HSI16)$	Enab	16	0.5	0	Disab	1	Disab	0.5	0.6
$I_{DD}(PWM4HSI16)$						4		1.79	2.19
$I_{DD}(PWM5HSI16)$						5		2.3	3
$I_{DD}(PWM6HSI16)$						6		2.63	3.3
$I_{DD}(PWM1HSI8)$	Enab	8	0.5	0	Disab	1	Disab	0.4	0.5
$I_{DD}(PWM4HSI8)$						4		1.39	1.7
$I_{DD}(PWM5HSI8)$						5		1.95	2.4
$I_{DD}(PWM6HSI8)$						6		2.12	2.55
$I_{DD}(PWM1HSI4)$	Enab	4	0.5	0	Disab	1	Disab	0.3	0.4
$I_{DD}(PWM4HSI4)$						4		1.21	1.48
$I_{DD}(PWM5HSI4)$						5		1.7	2.2
$I_{DD}(PWM6HSI4)$						6		1.78	2.2
$I_{DD}(PWM1HSI2)$	Enab	2	0.5	0	Disab	1	Disab	0.25	0.3

Symbol	Clock				Peripherals			Consumption <sup>(1)</sup>			
I <sub>DD</sub> (PWM4HSI2)	Enab	2	0.5	0	Disab	4		Disab	1.07	1.31	
I <sub>DD</sub> (PWM5HSI2)						5			1.52	1.9	
I <sub>DD</sub> (PWM6HSI2)						6			1.60	1.93	
I <sub>DD</sub> (ADC1)	Disab	0	0	1	Enab	0		Disab	1.55	1.87	
I <sub>DD</sub> (ADC2)	Disab	0	0	5.3	Enab	0		Disab	1.6	1.95	
I <sub>DD</sub> (ADC3)	Enab	0	0	6	Enab	0		Disab	1.56	1.88	

1. Data based on characterization results not tested in production.

2. SMED frequency:

- 96 MHz and 6 MHz frequencies require the PLL enabled.

- Current table shows only a subset value of possible SMED frequencies.

3. PWM frequency:

- PWM toggle frequency is considered fixed to 500 kHz, close to the maximum applicative value.

4. ADC frequency:

- 6 MHz frequency requires the PLL enabled.
- Current table shows only a subset value of possible ADC frequencies.

5. ADC configured in circular mode.

6. PWM pins are loaded with a CL (load capacitance) of 50 pF.

7. Number of active PWMs.

8. If enabled all DACs and comparator units are active.

9. Temperature operating: T<sub>A</sub> = 25 °C.

### IC peripheral current consumption (5 V)

Table 72 summarizes the peripheral current consumption measured on V<sub>DD</sub>/V<sub>DDA</sub> supply pins.



**Table 72. Peripheral supply current consumption at V<sub>DD</sub>/V<sub>DDA</sub> = 5 V**



Symbol	iClock				Peripherals			Consumption <sup>(1)</sup>	
Op.mode	PLL	f <sup>(2)</sup> SMED	f <sub>PWM</sub> <sup>(3)</sup>	f <sub>ADC</sub> <sup>(4)</sup>	ADC <sup>(5)</sup>	PWM <sup>(6), (7)</sup>	ACU <sup>(8)</sup>	Typ. <sup>(9)</sup>	Max. <sup>(9)</sup>
I <sub>DD</sub> (PLL)	Enab	0	0	0	Disab	0	Disab	2.32	2.78
I <sub>DD</sub> (ACU)	Disab	0	0	0	Disab	0	Enab	2.22	2.66
I <sub>DD</sub> (PWM1PLL96)	Enab	96	0.5	0	Disab	1	Disab	1.81	2.17
I <sub>DD</sub> (PWM4PLL96)						4		6.98	8.69
I <sub>DD</sub> (PWM5PLL96)						5		9.0	10.8
I <sub>DD</sub> (PWM6PLL96)						6		10.49	12.52
I <sub>DD</sub> (PWM1PLL48)	Enab	48	0.5	0	Disab	1	Disab	1.18	1.42
I <sub>DD</sub> (PWM4PLL48)						4		4.58	5.65
I <sub>DD</sub> (PWM5PLL48)						5		5.9	7.5
I <sub>DD</sub> (PWM6PLL48)						6		6.88	8.26
I <sub>DD</sub> (PWM1PLL24)	Enab	24	0.5	0	Disab	1	Disab	0.8	0.95
I <sub>DD</sub> (PWM4PLL24)						4		3.16	3.88
I <sub>DD</sub> (PWM5PLL24)						5		4.2	5.2

Symbol	iClock				Peripherals		Consumption <sup>(1)</sup>		
	Enab	24	0.5	0	Disab	6	Disab	4.73	5.68
I <sub>DD(PWM1PLL12)</sub>	Enab 12	0.5	0	Disab	1	Disab	0.6	0.7	
I <sub>DD(PWM4PLL12)</sub>					4		2.46	3.01	
I <sub>DD(PWM5PLL12)</sub>					5		3.3	4.2	
I <sub>DD(PWM6PLL12)</sub>					6		3.66	4.4	
I <sub>DD(PWM1PLL6)</sub>	Enab 6	0.5	0	Disab	1	Disab	0.5	0.6	
I <sub>DD(PWM4PLL6)</sub>					4		2.11	2.58	
I <sub>DD(PWM5PLL6)</sub>					5		2.9	3.6	
I <sub>DD(PWM6PLL6)</sub>					6		3.11	3.75	
I <sub>DD(PWM1HSI16)</sub>	Enab 16	0.5	0	Disab	1	Disab	0.6	0.7	
I <sub>DD(PWM4HSI16)</sub>					4		2.04	2.49	
I <sub>DD(PWM5HSI16)</sub>					5		2.8	3.4	
I <sub>DD(PWM6HSI16)</sub>					6		3.13	3.78	
I <sub>DD(PWM1HSI8)</sub>	Enab 8	0.5	0	Disab	1	Disab	0.5	0.6	
I <sub>DD(PWM4HSI8)</sub>					4		1.64	2.0	
I <sub>DD(PWM5HSI8)</sub>					5		2.3	2.9	
I <sub>DD(PWM6HSI8)</sub>					6		2.56	3.1	
I <sub>DD(PWM1HSI4)</sub>	Enab 4	0.5	0	Disab	1	Disab	0.47	0.55	
I <sub>DD(PWM4HSI4)</sub>					4		1.48	1.81	
I <sub>DD(PWM5HSI4)</sub>					5		2.2	2.7	
I <sub>DD(PWM6HSI4)</sub>					6		2.33	2.78	
I <sub>DD(PWM1HSI2)</sub>	Enab 2	0.5	0	Disab	1	Disab	0.4	0.54	
I <sub>DD(PWM4HSI2)</sub>					4		1.31	1.6	
I <sub>DD(PWM5HSI2)</sub>					5		1.9	2.3	
I <sub>DD(PWM6HSI2)</sub>					6		2.1	2.49	
I <sub>DD(ADC1)</sub>	Disab	0	0	1	Enab	0	Disab	2.11	2.54
I <sub>DD(ADC2)</sub>	Disab	0	0	5.3	Enab	0	Disab	2.16	2.6
I <sub>DD(ADC3)</sub>	Enab	0	0	6	Enab	0	Disab	2.17	2.61

### 11.3.2.1 PWM current consumption overview

From Figure 14 to Figure 17 provide an outline view of PWM current consumption results. The consumptions are evaluated considering the maximum current at T<sub>A</sub>= 25 °C with different SMED operating frequencies. The charts summarize the measurements carried out from Table 71 and Table 72 allowing users to derive the PWM current consumption values.

**Figure 14.** PWM current consumption with  $f_{\text{SMED}} = \text{PLL}$   $f_{\text{PWM}} = 0.5 \text{ MHz}$  at  $V_{\text{DD}}/V_{\text{DDA}} = 5 \text{ V}$ **Figure 15.** PWM current consumption with  $f_{\text{SMED}} = \text{PLL}$   $f_{\text{PWM}} = 0.5 \text{ MHz}$  at  $V_{\text{DD}}/V_{\text{DDA}} = 5 \text{ V}$ 

**Figure 16.** PWM current consumption with  $f_{SMED} = HSI$   $f_{PWM} = 0.5$  MHz at  $V_{DD}/V_{DDA} = 3.3$  V**Figure 17.** PWM current consumption with  $f_{SMED} = HSI$   $f_{PWM} = 0.5$  MHz at  $V_{DD}/V_{DDA} = 5$  V

### Low power mode wake-up time

Table 73 shows the wake-up time to resume the normal operating mode from the different low power state.

**Table 73.** Wake-up times

Symbol	Parameter	Conditions			Typ. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
$t_{WU(WFI)}$	Wake-up time from wait mode to runmode <sup>(2)</sup>	$f_{CPU}=f_{MASTER}=0$ to 16 MHz				Ref. <sup>(3)</sup>	ms
		$f_{CPU}=f_{MASTER}=16$ MHz			0.56		
$t_{WU(AH)}$	Wake-up time active halt mode to run mode	MVR voltage regulator on <sup>(4)</sup>	Flashin operating mode <sup>(5)</sup>	HSI(after wake-up)	4 <sup>(6)</sup>		

Symbol	Parameter	Conditions			Typ. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit	
$t_{WU(AH)}$	Wake-up time active halt mode to run mode	MVR voltage regulator on <sup>(4)</sup>	Flash in power-down mode <sup>(5)</sup>	HSI(after wake-up)	6 <sup>(6)</sup>		ms	
		MVR voltage regulator off <sup>(4)</sup>	Flash in operating mode <sup>(5)</sup>		47 <sup>(6)</sup>			
			Flash in power-down mode <sup>(5)</sup>		49 <sup>(6)</sup>			
$t_{WU(H)}$	Wake-up time from halt mode to run mode	Flash in operating mode <sup>(5)</sup>			51			
		Flash in power-down mode <sup>(5)</sup>			53			

1. Data based on characterization results, not tested in production.
2. Measured from the interrupt event to interrupt vector fetch.
3.  $t_{WU(WFI)} = 2 \times 1/f_{MASTER} + 7 \times 1/f_{CPU}$ .
4. Configured by the REGAH bit in the CLK\_ICKR register.
5. Configured by the AHALT bit in the FLASH\_CR1 register.
6. Plus 1 LSI clock depending on synchronization ( $f_{LSI}=153.6\text{ kHz}$ ).

### 11.3.3 External clock sources and timing characteristics

#### HSE user external clock

Subject to general operating conditions for  $V_{DD}$  and  $T_A$ .


**Table 74. HSE user external clock characteristics**

Symbol	Parameter	Conditions	Min.	Max.	Unit
$f_{HSE\_ext}$	User external clock source frequency	$-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$	0	16 <sup>(1)</sup>	MHz
$V_{HSEH}$ <sup>(2)</sup>	HSEOSCIN input pin high level voltage		0.7x $V_{DD}$	$V_{DD}$	V
$V_{HSEL}$ <sup>(2)</sup>	HSEOSCIN input pin low level voltage		VSS	0.3x $V_{DD}$	
$I_{LEAKHSE}$ <sup>(2)</sup>	HSEOSCIN input pin leakage	$V_{SS} \leq V_{IN} \leq V_{DD}$	-1	+1	$\mu\text{A}$

1. In case  $f_{HSE}$  is configured as a direct clock for the SMED logics the maximum frequency can be 24 MHz.

2. Data based on characterization results, not tested in production.

**Figure 18. HSE external clock source**



#### HSE crystal/ceramic resonator oscillator


The HSE clock can be supplied with a 1 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy, etc.).

**Table 75. HSE crystal/ceramic resonator oscillator**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{HSE}$	External high speed oscillator frequency		1		16 <sup>(1)</sup>	MHz
$R_F$	Feedback resistor		220			k $\Omega$
$C_{L1}, C_{L2}$ <sup>(2)</sup>	Recommended load capacitance <sup>(3)</sup>				20	pF
$I_{DD}$ (HSE)	HSE oscillator power consumption				6 (startup)2(stabilized)	mA
$g_m$	Oscillator transconductance		5			$\text{mA/V}$
$t_{SU(HSE)}$ <sup>(4)</sup>	Startup time	$V_{DD}$ is stabilized	2.8			ms

1. In case  $f_{HSE}$  is configured as a direct clock for the SMED logic the maximum frequency can be 24 MHz.
2. The oscillator needs two load capacitors,  $CL_1$  and  $CL_2$ , to act as load for the crystal. The total load capacitance ( $C_{load}$ ) is  $(CL_1 * CL_2) / (CL_1 + CL_2)$ . If  $CL_1 = CL_2$ ,  $C_{load} = CL_1 / 2$ . Some oscillators have built-in load capacitors,  $CL_1$  and  $CL_2$ .
3. The oscillator selection can be optimized in terms of supply current using a high quality resonator with small  $R_m$  value.
4.  $t_{SU(HSE)}$  is the start-up time measured from the moment it is enabled (by software) to a stabilized 16 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

**Figure 19. HSE oscillator circuit diagram**



The crystal characteristics have to be checked with equation 3:

where  $g_{mCritic}$  is calculated with the crystal parameters as follows:

$$g_m > g_{mCritic} \quad (3)$$

$$(4)$$

and where:

- $R_m$ : motional resistance(d)
- $L_m$ : motional inductance
- $C_m$ : motional capacitance
- $C_O$ : shunt capacitance
- $C_{L1} = C_{L2} = C$ : grounded external capacitance

#### 11.3.4 Internal clock sources and timing characteristics

##### HSI RC oscillator

Subject to general operating conditions for  $V_{DD}$  and  $T_A$ .

**Table 76. HSI RC oscillator**

Symbol	Parameter	Conditions	Min. (1)	Typ.	Max. (1)	Unit
$f_{HSI}$	Frequency			16		MHz
ACC <sub>HSI</sub>	Accuracy of HSI oscillator (factory calibrated) (1), (2)	$V_{DD}=3.3\text{ V}$ $T_A=25^\circ\text{C}$	-1%		+1%	%
		$V_{DD}=3.3\text{ V}$ -40 $^\circ\text{C}\leq T_A \leq 105\text{ }^\circ\text{C}$	-4%		+4%	
		$V_{DD}=5\text{ V}$ -40 $^\circ\text{C}\leq T_A \leq 105\text{ }^\circ\text{C}$	-4%		+4%	
$t_{SU(HSI)}$	HSI oscillator wake-up time including calibration			1		$\mu\text{s}$

1. Data based on characterization results, not tested in production.

2. Variation referred to  $f_{HSI}$  nominal value.

### LSI RC oscillator

Subject to general operating conditions for  $V_{DD}$  and  $T$ .

**Table 77. LSI RC oscillator**

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Typ.	Max. <sup>(1)</sup>	Unit
$f_{LSI}$	Frequency			153.6		kHz
$ACC_{LSI}$	Accuracy of LSI oscillator	$3.3 \text{ V} \leq V_{DD} \leq 5\text{V}$ $-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$	-10%		10%	%
$t_{SU(LSI)}$	LSI oscillator wake-up time			7		$\mu\text{s}$

1. Guaranteed by design, not tested in production.

### PLL internal source clock

**Table 78. PLL internal source clock**

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Typ.	Max. <sup>(1)</sup>	Unit
$f_{IN}$	Inputfrequency <sup>(2)</sup>	$3.3 \text{ V} \leq V_{DD} \leq 5\text{V}$ $-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$		16		MHz
$f_{OUT}$	Output frequency			96		
$t_{lock}$	PLL lock time				200	$\mu\text{s}$

1. Data based on characterization results, not tested in production.

2. PLL maximum input frequency 16 MHz.

### 11.3.5 Memory characteristics

Flash program and memory/data EEPROM memory.

General conditions:  $T_A = -40^\circ\text{C}$  to  $105^\circ\text{C}$ .

**Table 79. Flash program memory/data EEPROM memory**

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Typ. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
$t_{PROG}$	Standard programming time (including erase) for byte/word/block (1 byte/4 bytes/128 bytes)			6	6.6	ms
	Fast programming time for 1 block (128 bytes)			3	3.3	
$t_{ERASE}$	Erase time for 1 block (128 bytes)			3	3.3	ms
$N_{WE}$	Erase/write cycles <sup>(2)</sup> (program memory)	$T_A=25^\circ\text{C}$	10 K			Cycles
	Erase/write cycles <sup>(2)</sup> (data memory)	$T_A=85^\circ\text{C}$	100 K			
		$T_A=105^\circ\text{C}$	35 K			
$t_{RET}$	Data retention (program memory) after 10 K erase/write cycles at $T_A = 25^\circ\text{C}$	$T_{RET}=85^\circ\text{C}$	15			Years
	Data retention (program memory) after 10 K erase/write cycles at $T_A = 25^\circ\text{C}$	$T_{RET}=105^\circ\text{C}$	11			
	Data retention (data memory) after 100 K erase/write cycles at $T_A = 85^\circ\text{C}$	$T_{RET}=85^\circ\text{C}$	15			
	Data retention (data memory) after 35 K erase/write cycles at $T_A = 105^\circ\text{C}$	$T_{RET}=105^\circ\text{C}$	6			
$I_{DDPRG}$	Supply current during program and erase cycles	$-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$		2		$\text{mA}$

1. Data based on characterization results, not tested in production.

2. The physical granularity of the memory is 4 bytes, so cycling is performed on 4 bytes even when a write/erase operation addresses a single byte.

### 11.3.6 I/O port pin characteristics

Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified. Unused input pins should not be left floating.

**Table 80. Voltage DC characteristics**

Symbol	Description	Min. <sup>(1)</sup>	Typ.	Max. <sup>(1)</sup>	Unit
$V_{IL}$	Input low voltage	-0.3		$0.3^* V_{DD}$	V
$V_{IH}$	Input high voltage <sup>(2)</sup>	$0.7^* V_{DD}$		$V_{DD}$	
$V_{OL1}$	Output low voltage at 3.3 V <sup>(3), (4)</sup>			0.4 <sup>(5)</sup>	
$V_{OL2}$	Output low voltage at 5 V <sup>(3), (4)</sup>			0.5	
$V_{OL3}$	Output low voltage high sink at 3.3 V / 5 V, <sup>(2) (6), (7)</sup>			0.6 <sup>(5)</sup>	
$V_{OH1}$	Output high voltage at 3.3 V <sup>(3), (4)</sup>	$V_{DD}-0.4$ <sup>(5)</sup>			
$V_{OH2}$	Output high voltage at 5 V <sup>(3), (4)</sup>	$V_{DD}-0.5$			
$V_{OH3}$	Output high voltage high sink at 3.3 V / 5 V, <sup>(2), (6) (7)</sup>	$V_{DD}-0.6$ <sup>(5)</sup>			
$H_{VS}$	Hysteresis input voltage <sup>(8)</sup>	$0.1^* V_{DD}$			
$R_{PU}$	Pull-up resistor	30	45	60	kW

1. Data based on characterization result, not tested in production.
2. All signals are not 5 V tolerant (input signals can't be exceeded  $V_{DDX}$  ( $V_{DDX} = V_{DD}, V_{DDA}$ )).
3. A high sink selectable by high speed configuration; the parameter applicable to signals: GPIO0 [5:0] (product depending).
4. The parameter applicable to signals: GPIO1 [5:0]/PWM [5:0] (product depending).
5. Electrical threshold voltage not yet characterized at -40 °C.
6. The parameter applicable to the signal: SWIM.
7. The parameter applicable to the signal: DIGIN [0]/CCO\_clk.
8. Applicable to any digital inputs.

**Table 81. Current DC characteristics**

Symbol	Description	Min.	Typ.	Max. <sup>(1)</sup>	Unit
$I_{OL1}$	Standard output low level current at 3.3 V and $V_{OL1}$ <sup>(2), (3)</sup>			1.5	mA
$I_{OL2}$	Standard output low level current at 5 V and $V_{OL2}$ <sup>(2), (3)</sup>			3	
$I_{OLhs1}$	High sink output low level current at 3.3 V and $V_{OL3}$ <sup>(2), (4), (5)</sup>			5	
$I_{OLhs2}$	High sink output low level current at 5 V and $V_{OL3}$ , <sup>(2), (4)(5)</sup>			7.75	
$I_{OH1}$	Standard output high level current at 3.3 V and $V_{OH1}$ <sup>(2), (3)</sup>			1.5	

Symbol	Description	Min.	Typ.	Max. <sup>(1)</sup>	Unit
$I_{OH2}$	Standard output high level current at 5 V and $V_{OLH2}$ , <sup>(2)(3)</sup>			3	
$I_{OHhs1}$	High sink output high level current at 3.3 V and $V_{OH3}$ <sup>(2)(4)(5)</sup>			5	mA
$I_{OHhs2}$	High sink output high level current at 5 V and $V_{OH3}$ <sup>(2)(4)(5)</sup>			7.75	
$I_{LKg}$	Input leakage current digital - analog $V_{SS} \leq V_{IN} \leq V_{DD}$ <sup>(6)</sup>			$\pm 1$	$\mu A$
$I_{Inj}$	Injection current <sup>(7), (8)</sup>			$\pm 4$	
$\Sigma I_{Inj}$	Total injection current (sum of all I/O and control pins) <sup>(7)</sup>			$\pm 20$	mA

1. Data based on characterization result, not tested in production.
2. A high sink selectable by high speed configuration; the parameter applicable to signals: GPIO0 [5:0] (product depending).
3. The parameter applicable to signals: GPIO1 [5:0]/PWM [5:0] (product depending).
4. The parameter applicable to the signal: SWIM.
5. The parameter applicable to the signal: DIGIN [0]/CCO\_clk.
6. Applicable to any digital inputs
7. Maximum value must never be exceeded.
8. Negative injection current on the ADCIN [7:0] signals (product depending) have to avoid since impact the ADC conversion accuracy.

**Table 82. Operating frequency characteristics**

Symbol	Description	Min.	Typ.	Max. <sup>(1)</sup>	Unit
$f_{IL1}$	Digital input signal operating frequency <sup>(2)(3)(4)</sup>			12	MHz
$f_{IH1}$	Analog input signal operating frequency <sup>(5), (6)</sup>			24	
$f_{IH2}$	High speed input signal operating frequency <sup>(7), (8)</sup>			128	
$f_{OL1}$	Standard output signal operating frequency with 50 pF max. load <sup>(2)</sup>			2	
$f_{OL2}$	High sink output signal operating frequency with 50 pF max. load, <sup>(2)(3)</sup>			10	
$f_{OH1}$	High speed output signal operating frequency with 50 pF max. load <sup>(7)</sup>			12	
$f_{OH2}$	High speed output signal operating frequency with 50 pF max. load <sup>(8)</sup>			32	

1. Data based on characterization result, not tested in production.
2. A high sink selectable by high speed configuration; parameter applicable to signals: GPIO0 [5:0] (product depending)..
3. The parameter applicable to the signal: SWIM.
4. The parameter applicable to signals: DIGIN [5:1] (product depending).
5. The parameter applicable to signals: GPIO0 [3:2] when configured as HSE\_Oscin/Oscout.
6. The parameter applicable to any analog signals: ADCIN [7:0], CPP [3:0] and CPM3 (product depending).
7. The parameter applicable to signals: GPIO1 [5:0]/PWM [5:0] (product depending).

8. The parameter applicable to the signal: DIGIN [0]/CCO\_clk.

### 11.3.7 Typical output level curves

This section shows the typical output voltage level curves measured on a single output pin for the three pad family present in the STLUX family.

#### Standard pad

This pad is associated to the following signals: DIGIN [5:1], SWIM, GPIO0 [3:0], CPP [3:0], CPM3 and ADCIN [7:0] when available.

Figure 20.  $V_{OH}$  standard pad at 3.3 V




Figure 21.  $V_{OL}$  standard pad at 3.3 V






Figure 22.  $V_{OH}$  standard pad at 5 VFigure 23.  $V_{OL}$  standard pad at 5 V

#### Fast pad

This pad is associated to the PWM [5:0] signals if the external pin is available.





Figure 24.  $V_{OH}$  fast pad at 3.3 VFigure 25.  $V_{OL}$  fast pad at 3.3 V

Figure 26.  $V_{OH}$  fast pad at 5 VFigure 27.  $V_{OL}$  fast pad at 5 V

#### High speed pad

This pad is associated to the DIGIN [0] signals.





Figure 28.  $V_{OH}$  high speed pad at 3.3 VFigure 29.  $V_{OL}$  high speed pad at 3.3 V

Figure 30.  $V_{OH}$  high speed pad at 5 VFigure 31.  $V_{OL}$  high speed pad at 5 V

## 11.3.8

## Reset pin characteristics

Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified.

Table 83. NRST pin characteristics

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Typ.	Max. <sup>(1)</sup>	Unit
$V_{IL(NRST)}$	NRST input low level voltage <sup>(1)</sup>		-0.3		$0.3 \times V_{DD}$	V
$V_{IH(NRST)}$	NRST input high level voltage <sup>(1)</sup>		0.7 $\times V_{DD}$		$V_{DD} + 0.3$	

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Typ.	Max. <sup>(1)</sup>	Unit
V <sub>OL(NRST)</sub>	NRST output low level voltage <sup>(1)</sup>	IOL=2 mA			0.5	V
R <sub>PU(NRST)</sub>	NRST pull-up resistor <sup>(2)</sup>		30	40	60	kΩ
t <sub>IFP(NRST)</sub>	NRST input filtered pulse <sup>(3)</sup>				75	ns
t <sub>INFP(NRST)</sub>	NRST not input filtered pulse <sup>(3)</sup>		500			
t <sub>OP(NRST)</sub>	NRST output filtered pulse <sup>(3)</sup>		15			μs

1. Data based on characterization results, not tested in production.
2. The RPU pull-up equivalent resistor is based on a resistive transistor.
3. Data guaranteed by design, not tested in production.

### 11.3.9 I<sup>2</sup>C interface characteristics

**Table 84. I<sup>2</sup>C interface characteristics**

Symbol	Parameter	Standard mode		Fastmode <sup>(1)</sup>		Unit
		Min. <sup>(2)</sup>	Max. <sup>(2)</sup>	Min. <sup>(2)</sup>	Max. <sup>(2)</sup>	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		μs
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		ns
t <sub>su(SDA)</sub>	SDA setup time	250		100		
t <sub>h(SDA)</sub>	SDA data hold time	0 <sup>(3)</sup>		0 <sup>(3)</sup>	900 <sup>(3)</sup>	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time (V <sub>DD</sub> =3.3 to 5 V) <sup>(4)</sup>		1000		300	
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time (V <sub>DD</sub> =3.3 to 5 V) <sup>(4)</sup>		300		300	
t <sub>h(STA)</sub>	START condition hold time	4.0		0.6		μs
t <sub>su(STA)</sub>	Repeated START condition setup time	4.7		0.6		
t <sub>su(STO)</sub>	STOP condition setup time	4.0		0.6		μs
t <sub>w(STO:STA)</sub>	STOP to START condition time (bus free)	4.7		1.3		μs
C <sub>b</sub>	Capacitive load for each bus line <sup>(5)</sup>		50		50	pF

1. f<sub>MASTER</sub>, must be at least 8 MHz to achieve maximum fast I<sup>2</sup>C speed (400 kHz).
2. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.
3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time.
4. I<sup>2</sup>C multifunction signals require the high sink pad configuration and the interconnection of 1 kΩ pull-up resistances.
5. 50 pF is the maximum load capacitance value to meet the I<sup>2</sup>C std timing specifications.

### 11.3.10 10-bit SAR ADC characteristics

Subject to general operating conditions for V<sub>DDA</sub>, f<sub>MASTER</sub>, and T<sub>A</sub> unless otherwise specified.

**Table 85. ADC characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N	Resolution			10		bit
R <sub>ADCIN</sub>	ADC input impedance		1			MΩ
f <sub>ADC</sub>	ADC clock frequency		1		6 <sup>(1)</sup>	MHz
V <sub>IN1</sub>	Conversion voltage range for gain x1		0		1.25 <sup>(2), (3)</sup>	
V <sub>IN2</sub>	Conversion voltage range for gain x4 <sup>(4)</sup>		0		0.3125 <sup>(2), (3)</sup>	

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{ref}$	ADC main reference voltage <sup>(5)</sup>			1.250		V
$t_s$	Sampling time	$f_{ADC}=6$ MHz		0.50		$\mu s$
$t_{STAB}$	Wake up time from ADC standby			30		
$t_{CONV1}$	Single conversion time including sampling time	$f_{ADC}=6$ MHz		2.42		
$t_{CONV2}$	Continuous conversion time including sampling time	$f_{ADC}=6$ MHz		3		

1. Frequency generated selecting the PLL source clock.
2. Maximum input analog voltage cannot exceed  $V_{DDA}$ .
3. Exceeding the maximum voltage on the ADCIN [7:0] signals (product depending) for the related conversion scale must be avoided since the ADC conversion accuracy can be impacted.
4. Product depending.
5. ADC reference voltage at  $T_A = 25$  °C.

#### ADC accuracy characteristics at $V_{DD}/V_{DDA}$ 3.3 V

**Table 86. ADC accuracy characteristics at  $V_{DD}/V_{DDA}$  3.3 V**

Symbol	Parameter	Conditions <sup>(1)</sup>	Typ. <sup>(2)</sup>	Min. <sup>(3)</sup>	Max. <sup>(3)</sup>	Unit
$ E_T $	Total unadjusted error <sup>(4), (5), (6)</sup>	$f_{ADC}=6$ MHz gain 1	2.8			LSB
$ E_{O1} $	Offset error <sup>(4), (5), (6)</sup>		0.3			
$ E_{G1} $	Gain error <sup>(4), (5), (6) (7)</sup>		0.4			
$E_{O+G}$	Offset + gain error, <sup>(7) (8)</sup>			-8.5	9.3	
$E_{O+G}$	Offset +gain error, <sup>(7) (9)</sup>			-11	11	
$E_{O+G}$	Offset +gain error, <sup>(7) (10)</sup>			-14.3	11.3	
$ E_{D1} $	Differential linearity error <sup>(2) (3)(4)</sup>		0.5			
$ E_{L1} $	Integral linearity error <sup>(4), (5)(6)</sup>		1.4			
$ E_T $	Total unadjusted error <sup>(4), (5)(6)</sup>	$f_{ADC}= 6$ MHz gain 4 <sup>(11)</sup>	2.8			LSB
$ E_{O1} $	Offset error <sup>(4), (5)(6)</sup>		0.3			
$ E_{G1} $	Gain error <sup>(4), (5)(6)(7)</sup>		0.4			
$E_{O+G}$	Offset +gain error <sup>(7)(8)</sup>			-12.7	15.5	
$E_{O+G}$	Offset +gain error <sup>(5)(9)</sup>			-16.7	18.8	
$E_{O+G}$	Offset +gain error, <sup>(7) (10)</sup>			-19.2	18.8	
$ E_{D1} $	Differential linearity error <sup>(4), (5)(6)</sup>		0.5			
$ E_{L1} $	Integral linearity error <sup>(4), (5)(6)</sup>		1.4			

1. Measured with RAIN < 10 kΩ (RAIN external series resistance interconnected between the AC signal generator and the ADC input pin).
2. Temperature operating :  $T_A = 25$  °C.
3. Data based on characterization results, not tested in production.
4. ADC accuracy vs. negative injection current. Injecting negative current on any of the analog input pins should be avoided as this reduces the accuracy of the conversion being performed on another analog input. It is recommended a Schottky diode (pin to ground) to be added to standard analog pins which may potentially inject the negative current. Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\sum I_{INJ(PIN)}$  in the I/O port pin characteristic section does not affect the ADC accuracy. The ADC accuracy parameters may be also impacted exceeding the ADC maximum input voltage  $V_{IN1}$  or  $V_{IN2}$ .
5. Results in manufacturing test mode.
6. Data aligned with trimming voltage parameters.

7. Gain error evaluation with the two point method.
8. Temperature operating range:  $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ .
9. Temperature operating range:  $-25^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$ .
10. Temperature operating range:  $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$ .
11. Product depending

### ADC accuracy characteristics at $V_{\text{DD}}/V_{\text{DDA}} 5 \text{ V}$

**Table 87.** ADC accuracy characteristics at  $V_{\text{DD}}/V_{\text{DDA}} 5 \text{ V}$


Symbol	Parameter	Conditions <sup>(1)</sup>	Typ. <sup>(2)</sup>	Min. <sup>(3)</sup>	Max.	Unit
$ E_T $	Total unadjusted error <sup>(4)(5)(6)</sup>	$f_{\text{ADC}} = 6 \text{ MHz}$ gain 1	TBD			
$ E_O $	Offset error <sup>(4) (5)(6)</sup>		0.5			
$ E_G $	Gain error <sup>(4) (5)(6)(7)</sup>		0.4			
$E_{O+G}$	Offset +gain error, <sup>(7)(8)</sup>			-8.3	8.9	
$E_{O+G}$	Offset +gain error, <sup>(7)(9)</sup>			-10.9	10.9	
$E_{O+G}$	Offset +gain error <sup>(7)(10)</sup>			-13.8	10.9	
$ E_D $	Differential linearity error <sup>(2)(3)(4)</sup>		0.8			
$ E_L $	Integral linearity error <sup>(4) (5)(6)</sup>		2.0			
$ E_T $	Total unadjusted error <sup>(4) (5)(6)</sup>	$f_{\text{ADC}} = 6 \text{ MHz}$ gain 4 <sup>(11)</sup>	TBD			
$ E_O $	Offset error <sup>(4) (5)(6)</sup>		1.2			
$ E_G $	Gain error <sup>(4) (5)(6)(7)</sup>		0.2			
$E_{O+G}$	Offset +gain error <sup>(7)(8)</sup>			-12.2	15.3	
$E_{O+G}$	Offset +gain error <sup>(5)(9)</sup>			-16.4	18.5	
$E_{O+G}$	Offset +gain error <sup>(7) (10)</sup>			-18.8	18.5	
$ E_D $	Differential linearity error <sup>(4) (5)(6)</sup>		0.8			
$ E_L $	Integral linearity error <sup>(4) (5)(6)</sup>		2.0			

1. Measured with  $\text{RAIN} < 10 \text{ k}\Omega$  ( $\text{RAIN}$  external series resistance interconnected between the AC signal generator and the ADC input pin).
2. Temperature operating:  $T_A = 25^{\circ}\text{C}$ .
3. Data based on characterization results, not tested in production.

### ADC equivalent input circuit

Figure 32 shows the ADC equivalent input circuit.


Figure 32. ADC equivalent input circuit

**Note:**

- Gain x1 ADC input analog voltage range is from 0 up to 1.25V.
- Gain x4 ADC input analog voltage range is from 0 up to 312.5 mV (product depending). Maximum input analog voltage cannot exceed  $V_{DDA}$ .
- ADC input impedance > 1 MW.
- The ADCIN [7:0] input pins (if available) are provided by the ESD protection diodes.

**ADC conversion accuracy**

Figure 33. ADC conversion accuracy



- $E_T$ = total unadjusted error: maximum deviation between the actual and the ideal transfer curves.
- $E_O$ = offset error: deviation between the first actual transition and the first ideal one.
- $E_{OG}$ = offset + gain error (1-point gain): deviation between the last ideal transition and the last actual one.
- $E_G$ = gain error (2-point gain): defined so that  $E_{OG}=E_O+E_G$  (parameter correlated to the deviation of the characteristic slope).
- $E_D$ = differential linearity error: maximum deviation between actual steps and the ideal one.
- $E_L$ = integral linearity error: maximum deviation between any actual transition and the end-point correlation line.

### 11.3.11 Analog comparator characteristics

Table 88. Analog comparator characteristics

(1) Symbol	Parameter	Conditions	Min. (2)	Typ.	Max.(2)	Unit
$V_{CPP}$	Comparator input voltage range	$-40^{\circ}\text{C} \leq TA \leq 105^{\circ}\text{C}$	0		1.23 (3)	V

<sup>(1)</sup> Symbol	Parameter	Conditions	Min. <sup>(2)</sup>	Typ.	Max. <sup>(2)</sup>	Unit
$V_{CPM3}$	Comparator 3 external input voltage range		0		1.23, <sup>(3) (4)</sup>	V
$C_{IN}$	Input capacitance			3		pF
$V_{offset}$	Comparator offset error				15	mV
$t_{COMP}$	Comparison delay time				50 <sup>(5) (6)</sup>	ns

1. The comparator logic accuracy parameters may be also impacted exceeding the  $V_{CPP}$  and  $V_{CPM3}$  maximum input voltage
2. Data based on characterization results, not tested in production.
3. Maximum analog input voltage cannot exceed  $V_{DDA}$ .
4. The comparator 3 can be configured with the external reference voltage signal  $CPM3$
5. The overdrive voltage is  $\pm 50$  mV.
6. This parameter doesn't consider the delay time of comparator signal synchronization stages and SMED logic.

### 11.3.12 DAC characteristics

**Table 89. DAC characteristics**

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Typ.	Max. <sup>(1)</sup>	Unit
N	Resolution	$-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$		4		bit
$V_{full\ scale}$	DAC full scale		1.2		1.26	V
$V_{offset}$	DAC offset				4	mV
$V_{dac}$	DAC out voltage		$V_{offset}$		$V_{fullscale}$	mV
LSB				82		mV
INL	Integral non linearity				0.12	LSB

1. Data based on characterization results, not tested in production.

(5)

(6)

where:

- $V_{fullscale} = V_{fullscale}(\text{sample}, T)$
- $V_{offset} = V_{offset}(\text{sample}, T)$
- $INL = INL(\text{sample}, n)$

## 11.4 EMC characteristics

### 11.4.1 Electrostatic discharge (ESD)

Electrostatic discharges (3 positive then 3 negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \* (n + 1) supply pin).

**Table 90. ESD absolute maximum ratings**

Symbol	Ratings	Conditions	Maximum value	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A = 25^\circ C$ , conforming to JEDEC/JESD22-A114E	2000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charge device model)	$T_A = 25^\circ C$ , conforming to ANSI/ESD STM 5.3.1 ESDA	500	
$V_{ESD(MM)}$	Electrostatic discharge voltage (machine model)	$T_A = 25^\circ C$ , conforming to JEDEC/JESD-A115-A	200	

Data based on characterization results, not tested in production.

#### 11.4.2 Static latch-up

Two complementary static tests are required on 10 parts to assess the latch-up performance.

A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard.

**Table 91. Electrical sensitivity**

Symbol	Parameter	Conditions	Level
LU	Static latch-up class	$T_A = 105^\circ C$	A

## 12 Thermal characteristics

STLUX functionality cannot be guaranteed when the device operating exceeds the maximum chip junction temperature ( $T_{Jmax}$ ).

$T_{Jmax}$ , in degrees Celsius, may be calculated using Eq. (7)

$$T_{Jmax} = T_{Amax} + PD_{max} \times \Theta_{JA} \quad (7)$$

where:

- $T_{Amax}$  is the maximum ambient temperature in °C
- $\Theta_{JA}$  is the package junction to ambient thermal resistance in °C/W
- $PD_{max}$  is the sum of  $P_{INTmax}$  and  $P_{I/Omax}$  ( $PD_{max}=P_{INTmax}+P_{I/Omax}$ )
- $P_{INTmax}$  is the product of  $IDD_{max}$  and  $V_{DD}$ , expressed in watts. This is the maximum chip internal power.
- $P_{I/Omax}$  represents the maximum power dissipation on output pins **where:**
- $P_{I/Omax} = \sum (V_{OL} * I_{OL}) + S[(V_{DD} - V_{OH}) * I_{OH}]$ ,
- taking into account the actual  $V_{OL}/I_{OL}$  and  $V_{OH}/I_{OH}$  of the I/Os at low and high level.

Table 92. Package thermal characteristics

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	TSSOP38 -Thermal resistance junction to ambient <sup>(1)</sup>	80	°C/W
$\Theta_{JA}$	VFQFPN32 -Thermal resistance junction to ambient <sup>(1)</sup>	26	°C/W

1. Thermal resistance is based on the JEDEC JESD51-2 with the 4-layer PCB in a natural convection environment.


(8)

## 13 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 13.1 TSSOP38 package information

Figure 34. TSSOP38 package outline



0117861\_C

Table 93. TSSOP38 package mechanical data


Symbol	Dimensions (mm) <sup>(1)</sup>		
	Min.	Typ.	Max.
A			1.20
A1	0.05		0.15
A2	0.80	1.00	1.05
b	0.17		0.27
c	0.09		0.20
D <sup>(2)</sup>	9.60	9.70	9.80
E	6.20	6.40	6.60
E1 <sup>(2)</sup>	4.30	4.40	4.50
e		0.50	
L	0.45	0.60	0.75
L1		1.00	
k	0		8
aaa			0.10

1. TSSOP stands for "Thin Shrink Small Outline Package".

2. Dimensions "D" and "E1" do not include the mold flash or protrusions. The mold flash or protrusions shall not exceed 0.15 mm per side.

## 13.2 VFQFPN32 package information

Figure 35. VFQFPN32 package outline



BOTTOM VIEW

**Table 94. VFQFPN32 package mechanical data (1)**

(1).

VFQFPN stands for "Thermally Enhanced Very thin Fine pitch Quad Flat Package No lead". Very thin profile: 0.80 ±1.00 mm. Details of the terminal 1 are optional but must be located on the top surface of the package by using either a mold or marked features.

Package outline exclusive of any mold flash dimensions and metal burrs.

Symbol	Dimensions (mm)		
	Min.	Typ.	Max.
A	0.80	0.90	1.00
A1	0	0.02	0.05
A3		0.20	
b	0.18	0.25	0.30
D	4.85	5.00	5.15
D2	3.40	3.45	3.50
E	4.85	5.00	5.15
E2	3.40	3.45	3.50
e		0.50	0.55
L	0.30	0.40	0.50
ddd			0.08


## 14 STLUX development environment

The STLUX385A development environment is a suite of tools that helps developing applications guiding the user through the whole prototyping process, from the initial idea to theon-board proof of concept. It also helps beginners facing to the STLUX385A technology to get familiar with it and start developing applications as soon as possible. Analogue and system engineers can easily model the application and state machines (SMED) behavior bypassing the need to generate software code.

The development environment is composed of the following tools:

- Peripheral libraries: open source drivers necessary to drive each hardware block.
- Examples software: set of software and hardware examples showing how to exploit the SMEDs functionality.
- Development board: board featuring STLUX and exposing all pins for external easy access. Order code: STEVAL-ILL075V1.
- SMED configurator: powerful graphical tool which enables the user to interact directly with the SMED without any software.
- Compiler: STLUX supports 2 compilers: IAR Embedded Workbench®and Raisonance Ride7.
  - IAR Embedded Workbench. The IAR Embedded Workbench IAR-EWSTM8 is a software development tool with highly optimizing the C and C++ compiler for the STM8 CPU device. The workbench supports the ST-LINK and STice debug probes using the SWIM interface (USB/SWIM).
  - Raisonance with the C compiler and the integrated development environment (Ride7), which provides start-to-finish control of application development including the code editing, compilation, optimization and debugging.
  - The Ride7 supports the RLink in-circuit debugger/programmer using the SWIM interface (USB/SWIM).

Figure 36. STLUX development tools workflow



## 15 Order codes

Table 95. Order codes

Order code	Package	Packaging
STLUX385A	TSSOP38	Tube
STLUX385ATR		Tape and reel
STLUX325A	VFQFPN32	Tube
STLUX325ATR		Tape and reel

## Revision history

**Table 96. Document revision history**

Date	Version	Changes
09-Mar-2020	1	Initial release.
07-Nov-2023	2	Removed STLUX285A, all related figures and tables. Updated <a href="#">Table 67</a> .

## Contents

<b>1</b>	<b>STLUX family features list</b>	<b>3</b>
<b>2</b>	<b>Introducing SMED</b>	<b>4</b>
<b>3</b>	<b>System architecture</b>	<b>5</b>
<b>4</b>	<b>Product overview</b>	<b>7</b>
<b>4.1</b>	SMED (state machine event driven): configurable PWM generator	7
<b>4.1.1</b>	SMED coupling schemes	7
<b>4.1.2</b>	Connection matrix	8
<b>4.2</b>	Internal controller (CPU)	10
<b>4.2.1</b>	Architecture and registers	10
<b>4.2.2</b>	Addressing	11
<b>4.2.3</b>	Instruction set	11
<b>4.2.4</b>	Single wire interface module (SWIM)	11
<b>4.2.5</b>	Debug module	11
<b>4.3</b>	Basic peripherals	11
<b>4.3.1</b>	Vectored interrupt controller	11
<b>4.3.2</b>	Timers	11
<b>4.4</b>	Flash program and data EEPROM	12
<b>4.4.1</b>	Architecture	13
<b>4.4.2</b>	Write protection (WP)	13
<b>4.4.3</b>	Protection of user boot code (UBC)	13
<b>4.4.4</b>	Readout protection (ROP)	13
<b>4.5</b>	Clock controller	14
<b>4.5.1</b>	Internal 16 MHz RC oscillator (HSI)	14
<b>4.5.2</b>	Internal 153.6 kHz RC oscillator (LSI)	14
<b>4.5.3</b>	Internal 96 MHz PLL	14
<b>4.5.4</b>	External clock input/crystal oscillator (HSE)	15
<b>4.6</b>	Power management	15
<b>4.7</b>	Communication interfaces	15
<b>4.7.1</b>	Digital addressable lighting interface (DALI)	15
<b>4.7.2</b>	Universal asynchronous receiver/transmitter (UART)	16
<b>4.7.3</b>	Inter-integrated circuit interface(I <sup>2</sup> C)	16
<b>4.8</b>	Analog-to-digital converter (ADC)	17
<b>4.9</b>	Analog comparators	17
<b>5</b>	<b>Pinout and pin description</b>	<b>18</b>
<b>5.1</b>	Pinout	18

5.2	Pin description . . . . .	20
5.3	Input/output specifications . . . . .	21
<b>6</b>	<b>I/O multifunction signal configuration . . . . .</b>	<b>22</b>
6.1	Multifunction configuration policy . . . . .	22
6.2	Port P0 I/O multifunction configuration signal . . . . .	22
6.2.1	Alternate function P0 configuration signals . . . . .	22
6.2.2	Port P0 diagnostic signals . . . . .	23
6.2.3	Port P0 I/O functional multiplexing signal . . . . .	23
6.2.4	P0 interrupt capability . . . . .	24
6.2.5	P0 programmable pull-up and speed feature . . . . .	24
6.3	Port P1 I/O multifunction configuration signal . . . . .	25
6.3.1	Port P1 I/O multiplexing signal . . . . .	26
6.3.2	P1 programmable pull-up feature . . . . .	26
6.4	Port P2 I/O multifunction configuration signal . . . . .	26
6.4.1	P2 interrupt capability . . . . .	27
6.4.2	P2 programmable pull-up feature . . . . .	27
6.5	Multifunction port configuration registers . . . . .	28
<b>7</b>	<b>Memory and register map . . . . .</b>	<b>31</b>
7.1	Memory map overview . . . . .	31
7.2	Register map . . . . .	32
7.2.1	General purpose I/O GPIO0 register map . . . . .	32
7.2.2	General purpose I/O GPIO1 register map . . . . .	32
7.2.3	Miscellaneous registers . . . . .	32
7.2.4	Flash and EEPROM non-volatile memories . . . . .	34
7.2.5	Reset register . . . . .	34
7.2.6	Clock and clock controller . . . . .	34
7.2.7	WWDG timers . . . . .	35
7.2.8	IWDG timers . . . . .	35
7.2.9	AWU timers . . . . .	36
7.2.10	Inter-integrated circuit interface (I2C) . . . . .	37
7.2.11	Universal asynchronous receiver/transmitter (UART) . . . . .	37
7.2.12	System timer registers . . . . .	38
7.2.13	Auxiliary timer registers . . . . .	38
7.2.14	Digital addressable lighting interface (DALI) . . . . .	38
7.2.15	DALI noise rejection filter registers . . . . .	39
7.2.16	Analog-to-digital converter (ADC) . . . . .	40
7.2.17	State machine event driven (SMEDs) . . . . .	40

<b>7.2.18</b>	CPU register .....	41
<b>7.2.19</b>	Global configuration register .....	42
<b>7.2.20</b>	Interrupt controller.....	42
<b>7.2.21</b>	SWIM control register .....	42
<b>8</b>	<b>Interrupt table .....</b>	<b>43</b>
<b>9</b>	<b>Option bytes.....</b>	<b>44</b>
<b>9.1</b>	Option byte register overview .....	44
<b>9.2</b>	Option byte register description.....	47
<b>10</b>	<b>Device identification .....</b>	<b>56</b>
<b>10.1</b>	Unique ID .....	56
<b>10.2</b>	Device ID .....	57
<b>11</b>	<b>Electrical characteristics.....</b>	<b>58</b>
<b>11.1</b>	Parameter conditions .....	58
<b>11.1.1</b>	Minimum and maximum values.....	58
<b>11.1.2</b>	Typical values .....	58
<b>11.1.3</b>	Typical curves .....	58
<b>11.1.4</b>	Typical current consumption .....	58
<b>11.1.5</b>	Loading capacitors .....	59
<b>11.1.6</b>	Pin output voltage .....	59
<b>11.2</b>	Absolute maximum ratings.....	59
<b>11.3</b>	Operating conditions .....	60
<b>11.3.1</b>	V <sub>OUT</sub> external capacitor.....	61
<b>11.3.2</b>	Supply current characteristics .....	62
<b>11.3.3</b>	External clock sources and timing characteristics .....	70
<b>11.3.4</b>	Internal clock sources and timing characteristics.....	71
<b>11.3.5</b>	Memory characteristics .....	72
<b>11.3.6</b>	I/O port pin characteristics .....	73
<b>11.3.7</b>	Typical output level curves .....	75
<b>11.3.8</b>	Reset pin characteristics .....	80
<b>11.3.9</b>	I <sup>2</sup> C interface characteristics .....	81
<b>11.3.10</b>	10-bit SAR ADC characteristics .....	81
<b>11.3.11</b>	Analog comparator characteristics .....	85
<b>11.3.12</b>	DAC characteristics .....	86
<b>11.4</b>	EMC characteristics .....	86
<b>11.4.1</b>	Electrostatic discharge (ESD) .....	86
<b>11.4.2</b>	Static latch-up .....	87
<b>12</b>	<b>Thermal characteristics .....</b>	<b>88</b>

<b>13</b>	<b>Package information</b>	<b>89</b>
<b>13.1</b>	TSSOP38 package information	89
<b>13.2</b>	VFQFPN32 package information	91
<b>14</b>	<b>STLUX development environment</b>	<b>93</b>
<b>15</b>	<b>Order codes</b>	<b>94</b>
<b>Revision history</b>		<b>95</b>
<b>List of tables</b>		<b>100</b>
<b>List of figures</b>		<b>102</b>

## List of tables

<b>Table 1.</b>	STLUX features list . . . . .	3
<b>Table 2.</b>	Connection matrix interconnection . . . . .	10
<b>Table 3.</b>	Pin description. . . . .	20
<b>Table 4.</b>	Multifunction configuration registers . . . . .	22
<b>Table 5.</b>	P0 internal multiplexing signals . . . . .	23
<b>Table 6.</b>	Port P1 I/O multiplexing signal. . . . .	25
<b>Table 7.</b>	Port P2 I/O multiplexing signal. . . . .	27
<b>Table 8.</b>	MSC_IOMXP0 (Port P1 I/O MUX control register) . . . . .	28
<b>Table 9.</b>	MSC_IOMXP1 (Port P1 I/O MUX control register) . . . . .	29
<b>Table 10.</b>	MSC_IOMXP2 (Port P2 I/O MUX control register) . . . . .	30
<b>Table 11.</b>	MSC_INPP2AUX1 (INPP aux register) . . . . .	30
<b>Table 12.</b>	Internal memory map . . . . .	31
<b>Table 13.</b>	General purpose I/O GPIO0 register map . . . . .	32
<b>Table 14.</b>	General purpose I/O GPIO1 register map . . . . .	32
<b>Table 15.</b>	Miscellaneous direct register address mode . . . . .	32
<b>Table 16.</b>	Miscellaneous indirect register address mode . . . . .	34
<b>Table 17.</b>	Non-volatile memory register map . . . . .	34
<b>Table 18.</b>	RST_SR register map . . . . .	34
<b>Table 19.</b>	Clock and clock controller register map. . . . .	34
<b>Table 20.</b>	WWDG timers register map. . . . .	35
<b>Table 21.</b>	IWDG timer register map . . . . .	35
<b>Table 22.</b>	AWU timer register map . . . . .	36
<b>Table 23.</b>	I <sup>2</sup> C register map . . . . .	37
<b>Table 24.</b>	UART register map . . . . .	37
<b>Table 25.</b>	System timer register map . . . . .	38
<b>Table 26.</b>	Auxiliary timer register map. . . . .	38
<b>Table 27.</b>	DALI register map . . . . .	38
<b>Table 28.</b>	DALI filter register map. . . . .	39
<b>Table 29.</b>	ADC register map and reset value . . . . .	40
<b>Table 30.</b>	SMED register map . . . . .	40
<b>Table 31.</b>	CPU register map . . . . .	41
<b>Table 32.</b>	CFG_GCR register map . . . . .	42
<b>Table 33.</b>	Interrupt software priority register map . . . . .	42
<b>Table 34.</b>	SWIM register map . . . . .	42
<b>Table 35.</b>	Interrupt vector exception table . . . . .	43
<b>Table 36.</b>	Option byte register overview - STLUX385A . . . . .	44
<b>Table 37.</b>	Option byte register overview - STLUX325A . . . . .	45
<b>Table 38.</b>	ROP (memory readout protection register) . . . . .	47
<b>Table 39.</b>	UBC (UBC user boot code register) . . . . .	47
<b>Table 40.</b>	nUBC (UBC user boot code register protection). . . . .	48
<b>Table 41.</b>	GENCFG (general configuration register) . . . . .	48
<b>Table 42.</b>	nGENCFG (general configuration register protection) . . . . .	49
<b>Table 43.</b>	MISCUOPT (miscellaneous configuration register) . . . . .	49
<b>Table 44.</b>	nMISCUOPT (miscellaneous configuration register protection). . . . .	50
<b>Table 45.</b>	CLKCTL (CKC configuration register) . . . . .	50
<b>Table 46.</b>	nCLKCTL (CKC configuration register protection). . . . .	50
<b>Table 47.</b>	HSESTAB (HSE clock stabilization register) . . . . .	51
<b>Table 48.</b>	nHSESTAB (HSE clock stabilization register protection) . . . . .	51
<b>Table 49.</b>	WAITSTATE (Flash wait state register) . . . . .	51
<b>Table 50.</b>	nWAITSTATE (Flash wait state register) . . . . .	52
<b>Table 51.</b>	AFR_IOMXP0 (alternative Port0 configuration register) . . . . .	52
<b>Table 52.</b>	nAFR_IOMXP0 (alternative Port0 configuration register protection) . . . . .	52
<b>Table 53.</b>	AFR_IOMXP1 (alternative Port1 configuration register) . . . . .	53

---

<b>Table 54.</b> nAFR_IOMXP1 (alternative Port1 configuration register protection) . . . . .	53
<b>Table 55.</b> AFR_IOMXP2 (alternative Port2 configuration register) . . . . .	53
<b>Table 56.</b> nAFR_IOMXP2 (alternative Port2 configuration register protection) . . . . .	54
<b>Table 57.</b> MSC_OPT0 (miscellaneous configuration reg0) . . . . .	54
<b>Table 58.</b> nMSC_OPT0 (miscellaneous configuration reg0 protection) . . . . .	55
<b>Table 59.</b> OPTBL (option byte bootloader) . . . . .	55
<b>Table 60.</b> nOPTBL (option byte boot loader protection) . . . . .	55
<b>Table 61.</b> Unique ID register overview . . . . .	56
<b>Table 62.</b> Dev ID register overview . . . . .	57
<b>Table 63.</b> Device revision model overview . . . . .	57
<b>Table 64.</b> Voltage characteristics . . . . .	59
<b>Table 65.</b> Current characteristics . . . . .	60
<b>Table 66.</b> Thermal characteristics . . . . .	60
<b>Table 67.</b> General operating conditions . . . . .	60
<b>Table 68.</b> Operating conditions at power-up/power-down . . . . .	61
<b>Table 69.</b> Supply base current consumption at $V_{DD}/V_{DDA} = 3.3/5\text{ V}$ . . . . .	62
<b>Table 70.</b> Supply low power consumption at $V_{DD}/V_{DDA} = 3.3/5\text{ V}$ . . . . .	63
<b>Table 71.</b> Peripheral supply current consumption at $V_{DD}/V_{DDA} = 3.3\text{ V}$ . . . . .	64
<b>Table 72.</b> Peripheral supply current consumption at $V_{DD}/V_{DDA} = 5\text{ V}$ . . . . .	65
<b>Table 73.</b> Wake-up times . . . . .	68
<b>Table 74.</b> HSE user external clock characteristics . . . . .	70
<b>Table 75.</b> HSE crystal/ceramic resonator oscillator . . . . .	70
<b>Table 76.</b> HSI RC oscillator . . . . .	71
<b>Table 77.</b> LSI RC oscillator . . . . .	72
<b>Table 78.</b> PLL internal source clock . . . . .	72
<b>Table 79.</b> Flash program memory/data EEPROM memory . . . . .	72
<b>Table 80.</b> Voltage DC characteristics . . . . .	73
<b>Table 81.</b> Current DC characteristics . . . . .	73
<b>Table 82.</b> Operating frequency characteristics . . . . .	74
<b>Table 83.</b> NRST pin characteristics . . . . .	80
<b>Table 84.</b> I <sup>2</sup> C interface characteristics . . . . .	81
<b>Table 85.</b> ADC characteristics . . . . .	81
<b>Table 86.</b> ADC accuracy characteristics at $V_{DD}/V_{DDA} 3.3\text{ V}$ . . . . .	82
<b>Table 87.</b> ADC accuracy characteristics at $V_{DD}/V_{DDA} 5\text{ V}$ . . . . .	83
<b>Table 88.</b> Analog comparator characteristics . . . . .	85
<b>Table 89.</b> DAC characteristics . . . . .	86
<b>Table 90.</b> ESD absolute maximum ratings . . . . .	87
<b>Table 91.</b> Electrical sensitivity . . . . .	87
<b>Table 92.</b> Package thermal characteristics . . . . .	88
<b>Table 93.</b> TSSOP38 package mechanical data . . . . .	90
<b>Table 94.</b> VFQFPN32 package mechanical data (1) . . . . .	92
<b>Table 95.</b> Order codes . . . . .	94
<b>Table 96.</b> Document revision history . . . . .	95

## List of figures

<b>Figure 1.</b> STLUX internal design . . . . .	5
<b>Figure 2.</b> Internal block diagram . . . . .	6
<b>Figure 3.</b> Coupled SMED overview . . . . .	8
<b>Figure 4.</b> SMED subsystem overview . . . . .	9
<b>Figure 5.</b> Flash and EEPROM internal memory organizations . . . . .	13
<b>Figure 6.</b> TSSOP38 pinout of STLUX385A . . . . .	18
<b>Figure 7.</b> VFQFPN32 pinout of STLUX325A . . . . .	19
<b>Figure 8.</b> Port P0 I/O functional multiplexing scheme . . . . .	24
<b>Figure 9.</b> Port P1 I/O multiplexing scheme . . . . .	26
<b>Figure 10.</b> Supply current measurement conditions . . . . .	58
<b>Figure 11.</b> Pin loading conditions . . . . .	59
<b>Figure 12.</b> Pin input voltage . . . . .	59
<b>Figure 13.</b> External capacitor $C_{VOUT}$ . . . . .	61
<b>Figure 14.</b> PWM current consumption with $f_{SMED} = \text{PLL } f_{PWM} = 0.5 \text{ MHz}$ at $V_{DD}/V_{DDA} = 5 \text{ V}$ . . . . .	67
<b>Figure 15.</b> PWM current consumption with $f_{SMED} = \text{PLL } f_{PWM} = 0.5 \text{ MHz}$ at $V_{DD}/V_{DDA} = 5 \text{ V}$ . . . . .	67
<b>Figure 16.</b> PWM current consumption with $f_{SMED} = \text{HSI } f_{PWM} = 0.5 \text{ MHz}$ at $V_{DD}/V_{DDA} = 3.3 \text{ V}$ . . . . .	68
<b>Figure 17.</b> PWM current consumption with $f_{SMED} = \text{HSI } f_{PWM} = 0.5 \text{ MHz}$ at $V_{DD}/V_{DDA} = 5 \text{ V}$ . . . . .	68
<b>Figure 18.</b> HSE external clock source . . . . .	70
<b>Figure 19.</b> HSE oscillator circuit diagram . . . . .	71
<b>Figure 20.</b> $V_{OH}$ standard pad at 3.3 V . . . . .	75
<b>Figure 21.</b> $V_{OL}$ standard pad at 3.3 V . . . . .	75
<b>Figure 22.</b> $V_{OH}$ standard pad at 5 V . . . . .	76
<b>Figure 23.</b> $V_{OL}$ standard pad at 5 V . . . . .	76
<b>Figure 24.</b> $V_{OH}$ fast pad at 3.3 V . . . . .	77
<b>Figure 25.</b> $V_{OL}$ fast pad at 3.3 V . . . . .	77
<b>Figure 26.</b> $V_{OH}$ fast pad at 5 V . . . . .	78
<b>Figure 27.</b> $V_{OL}$ fast pad at 5 V . . . . .	78
<b>Figure 28.</b> $V_{OH}$ high speed pad at 3.3 V . . . . .	79
<b>Figure 29.</b> $V_{OL}$ high speed pad at 3.3 V . . . . .	79
<b>Figure 30.</b> $V_{OH}$ high speed pad at 5 V . . . . .	80
<b>Figure 31.</b> $V_{OL}$ high speed pad at 5 V . . . . .	80
<b>Figure 32.</b> ADC equivalent input circuit . . . . .	84
<b>Figure 33.</b> ADC conversion accuracy . . . . .	85
<b>Figure 34.</b> TSSOP38 package outline . . . . .	89
<b>Figure 35.</b> VFQFPN32 package outline . . . . .	91
<b>Figure 36.</b> STLUX development tools workflow . . . . .	93

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved