


STM690, STM704, STM795, STM802 STM804, STM805, STM806

3 V supervisor with battery switchover

Datasheet - production data



- Low battery supply current 0.4 μA (typ)
- Power-fail comparator (PFI/PFO)
- Low supply current 40 μA (typ)
- Guaranteed RST (RST) assertion down to V_{CC} = 1.0 V
- Operating temperature:
 -40 °C to 85 °C (industrial grade)
- RoHS compliance
 - Lead-free components are compliant with the RoHS directive

Features

- RST or RST outputs
- NVRAM supervisor for external LPSRAM
- Chip enable gating (STM795 only) for external LPSRAM (7 ns max prop delay)
- Manual (push-button) reset input
- 200 ms (typ) t_{rec}
- Watchdog timer 1.6 s (typ)
- Automatic battery switchover

Table 1. Device summary

	<u>, </u>							
	Watchdog Input	Active- low RST ⁽¹⁾	Active-high RST ⁽¹⁾	Manual reset input	Battery switchover	Power-fail comparator	Chip enable gating	
STM690T/S/R	V	V			V	V		
STM704T/S/R		$\sqrt{}$		V	V	$\sqrt{}$		
STM795T/S/R		√ (2)			√		V	
STM802T/S/R	√	V			√	V		
STM804T/S/R	V		√ (2)		V	V		
STM805T/S/R	V		√ (2)		V	V		
STM806T/S/R		V		V	V	V		

^{1.} All RST outputs push-pull (unless otherwise noted).

2. Open drain output.

Contents

1	Desc	ription		6
	1.1	Pin descr	iptions	9
		1.1.1	MR (manual reset)	9
		1.1.2	WDI (watchdog input)	9
		1.1.3 I	RST (active-low reset)	9
		1.1.4	RST (active-high reset - open drain)	9
		1.1.5 I	PFI (power-fail input)	9
			PFO (power-fail output)	
		_	V _{OUT} (supply output voltage)	
			Vccsw (V _{CC} switch output)	
			(chip enable input)	
			CON (conditional chip enable)	
		1.1.11	V _{BAT} (backup battery input)	10
2	Oper	ation		14
	2.1	Reset ou	tput	14
	2.2	Push-but	ton reset input (STM704/806)	14
	2.3	Watchdo	g input (NOT available on STM704/795/806)	14
	2.4	Backup b	attery switchover	15
	2.5	Chip ena	ble gating (STM795 only)	16
	2.6	Chip ena	ble input (STM795 only)	16
	2.7	Chip ena	ble output (STM795 only)	16
	2.8	Power-fa	il input/output (NOT available on STM795)	17
	2.9	Application	ons information	18
	2.10		SuperCap™ as a backup power source	
	2.11		going V _{CC} transients	
3	Туріс	cal operat	ing characteristics	20
4	Maxi	mum ratiı	ngs	30
5	DC a	nd AC pa	rameters	31

6	Package mechanical data	36
	6.1 SO8 package information	37
	6.2 MiniSO8 package information	38
7	Part numbering	39
8	Revision history	42



List of tables

Table 1.	Device summary	1
Table 2.	Signal names	7
Table 3.	Pin description	. 10
Table 4.	I/O status in battery backup	. 15
Table 5.	Absolute maximum ratings	. 30
Table 6.	Operating and AC measurement conditions	. 31
Table 7.	DC and AC characteristics	. 32
Table 8.	SO8 package mechanical data	. 37
Table 9.	MiniSO8 mechanical data	. 39
Table 10.	Ordering information scheme	. 41
Table 11.	Marking description	. 42
Table 12	Document revision history	44

4

List of figures

Figure 1.	Logic diagram (STM690/802/804/805)	6
Figure 2.	Logic diagram (STM704/806)	6
Figure 3.	Logic diagram (STM795)	7
Figure 4.	STM690/802/804/805 connections	8
Figure 5.	STM704/806 connections	8
Figure 6.	STM795 connections	
Figure 7.	Block diagram (STM690/802/804/805)	11
Figure 8.	Block diagram (STM704/806)	11
Figure 9.	Block diagram (STM795)	12
Figure 10.	Hardware hookup	13
Figure 11.	Chip enable gating	16
Figure 12.	Chip enable waveform (STM795)	
Figure 13.	Power-fail comparator waveform (STM690/704/802/804/805/806)	18
Figure 14.	Using a SuperCap™	
Figure 15.	V _{CC} to V _{OUT} on-resistance vs. temperature	20
Figure 16.	V _{BAT} to V _{OUT} on-resistance vs. temperature	
Figure 17.	Supply current vs. temperature (no load)	
Figure 18.	Battery current vs. temperature	21
Figure 19.	V _{PFI} threshold vs. temperature	22
Figure 20.	Reset comparator propagation delay vs. temperature	22
Figure 21.	Power-up trec vs. temperature	
Figure 22.	Normalized reset threshold vs. temperature	23
Figure 23.	Watchdog time-out period vs. temperature	
Figure 24.	E to E _{CON} on-resistance vs. temperature	
Figure 25.	PFI to PFO propagation delay vs. temperature	
Figure 26.	Output voltage vs. load current (V _{CC} = 5 V; V _{BAT} = 2.8 V; T _A = 25 °C)	
Figure 27.	Output voltage vs. load current (V _{CC} = 0 V; V _{BAT} = 2.8 V; T _A = 25 °C)	
Figure 28.	RST output voltage vs. supply voltage	
Figure 29.	RST output voltage vs. supply voltage	
Figure 30.	Power-fail comparator response time (assertion)	
Figure 31.	Power-fail comparator response time (de-assertion)	
Figure 32.	Maximum transient duration vs. reset threshold overdrive	
Figure 33.	$\overline{\underline{E}}$ to $\overline{\underline{E}}_{CON}$ propagation delay vs. temperature	
Figure 34.	E to E _{CON} propagation delay test circuit	
Figure 35.	AC testing input/output waveforms	
Figure 36.	MR timing waveform	
Figure 37.	Watchdog timing	
Figure 38.	SO8 package outline	37
Figure 39.	MiniSO8 package outline	38



1 Description

The STM690/704/795/802/804/805/806 supervisors are self-contained devices which provide microprocessor supervisory functions with the ability to non-volatize and write-protect external LPSRAM. A precision voltage reference and comparator monitors the V_{CC} input for an out-of-tolerance condition. When an invalid V_{CC} condition occurs, the reset output (RST) is forced low (or high in the case of RST). These devices also offer a watchdog timer (except for STM704/795/806) as well as a power-fail comparator (except for STM795) to provide the system with an early warning of impending power failure.

These devices are available in a standard 8-pin SO8 package or a space-saving 8-pin MiniSO8 package.




Figure 1. Logic diagram (STM690/802/804/805)

1. For STM804/805, reset output is active-high and open drain.




Figure 2. Logic diagram (STM704/806)

VCCSW — STM795 — FCON

VSS AI08848

Figure 3. Logic diagram (STM795)


Table 2. Signal names

MR	Push-button reset input
WDI	Watchdog input
RST	Active-low reset output
RST ⁽¹⁾	Active-high reset output
E ⁽²⁾	Chip enable input
E _{CON} ⁽²⁾	Conditioned chip enable output
Vccsw ⁽²⁾	V _{CC} switch output
V _{OUT}	Supply voltage output
V _{CC}	Supply voltage
V_{BAT}	Backup supply voltage
PFI	Power-fail input
PFO	Power-fail output
V _{SS}	Ground

^{1.} Open drain for STM804/805 only.

^{2.} STM795.

Figure 4. STM690/802/804/805 connections



1. For STM804/805, reset output is active-high and open drain.

Figure 5. STM704/806 connections





Figure 6. STM795 connections



1.1 Pin descriptions

1.1.1 MR (manual reset)

A logic low on MR asserts the reset output. Reset remains asserted as long as MR is low and for t_{rec} after MR returns high. This active-low input has an internal pull-up. It can be driven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if unused.

1.1.2 WDI (watchdog input)

If WDI remains high or low for 1.6 s, the internal watchdog timer runs out and reset is triggered. The internal watchdog timer clears while reset is asserted or when WDI sees a rising or falling edge.

The watchdog function cannot be disabled by allowing the WDI pin to float.

1.1.3 RST (active-low reset)

Pulses low for t_{rec} when triggered, and stays low whenever V_{CC} is below the reset threshold or when \overline{MR} is a logic low. It remains low for $\underline{t_{rec}}$ after either V_{CC} rises above the reset threshold, the watchdog triggers a reset, or \overline{MR} goes from low to high.

1.1.4 RST (active-high reset - open drain)

Pulses high for t_{rec} when triggered, and stays high whenever V_{CC} is above the reset threshold or when MR is a logic high. It remains high for t_{rec} after either V_{CC} falls below the reset threshold, the watchdog triggers a reset, or MR goes from high to low.

1.1.5 PFI (power-fail input)

When PFI is less than V_{PFI} or when V_{CC} falls below V_{SW} (2.4 V), \overline{PFO} goes low; otherwise, \overline{PFO} remains high. Connect to ground if unused.

1.1.6 PFO (power-fail output)

When PFI is less than V_{PFI} , or V_{CC} falls below V_{SW} , \overline{PFO} goes low; otherwise, \overline{PFO} remains high. Leave open if unused. Output type is push-pull.

1.1.7 V_{OUT} (supply output voltage)

When V_{CC} is above the switchover voltage (V_{SO}) , V_{OUT} is connected to V_{CC} through a P-channel MOSFET switch. When V_{CC} falls below V_{SO} , V_{BAT} connects to V_{OUT} . Connect to V_{CC} if no battery is used.

1.1.8 Vccsw (V_{CC} switch output)

When V_{OUT} switches to battery, \overline{Vccsw} is high. When V_{OUT} switches back to V_{CC} , \overline{Vccsw} is low. It can be used to drive gate of external PMOS transistor for I_{OUT} requirements exceeding 75 mA. Output type is push-pull.

1.1.9 \overline{E} (chip enable input)

The input to the chip enable gating circuit. Connect to ground if unused.



1.1.10 \overline{E}_{CON} (conditional chip enable)

 \overline{E}_{CON} goes low only when \overline{E} is low and reset is not asserted. If \overline{E}_{CON} is low when reset is asserted, \overline{E}_{CON} will remain low for 15 μs or until \overline{E} goes high, whichever occurs first. In the disabled mode, \overline{E}_{CON} is pulled up to V_{OUT} .

1.1.11 V_{BAT} (backup battery input)

When V_{CC} falls below V_{SO} , V_{OUT} switches from V_{CC} to V_{BAT} . When V_{CC} rises above V_{SO} + hysteresis, V_{OUT} reconnects to V_{CC} . V_{BAT} may exceed V_{CC} . Connect to V_{CC} if no battery is used.

Table 3. Pin description

	P	in			
STM795	STM690 STM802	STM704 STM806	STM804 STM805	Name	Function
_	_	6	_	MR	Push-button reset input
_	6	_	6	WDI	Watchdog input
7	7	7	_	RST	Active-low reset output
_	_	_	7	RST	Active-high reset output
_	4	4	4	PFI	Power-fail input
_	5	5	5	PFO	Power-fail output (push-pull)
1	1	1	1	V _{OUT}	Supply output for external LPSRAM
2	2	2	2	V _{CC}	Supply voltage
3	_	_	_	Vccsw	V _{CC} switch output (push-pull)
4	3	3	3	V _{SS}	Ground
5	_	_	_	Ē	Chip enable input
6	_	_	_	E _{CON}	Conditioned chip enable output
8	8	8	8	V_{BAT}	Backup battery input




Figure 7. Block diagram (STM690/802/804/805)

1. For STM804/805, reset output is active-high and open drain.

VOUT COMPARE V_{SO} COMPARE **V_{RST}** t_{rec} ► RST $\overline{\mathsf{MR}}$ generator PFI COMPARE **→** PFO V_{PFI} AI07898

Figure 8. Block diagram (STM704/806)

V_{CC} -► V_{OUT} V_{BAT} ► V_{CCSW} COMPARE V_{SO} t_{rec} generator V_{RST} ► RST COMPARE E_{CON} OUTPUT CONTROL ► E_{CON} PFI -V_{PFI} ► PFO COMPARE AI08852

Figure 9. Block diagram (STM795)






Figure 10. Hardware hookup

- 1. For STM690/802/804/805.
- 2. For STM795 only.
- 3. Not available on STM795.
- 4. For STM704/806.

2 Operation

2.1 Reset output

The STM690/704/795/802/804/805/806 supervisor asserts a reset signal to the MCU whenever V_{CC} goes below the reset threshold (V_{RST}), a watchdog time-out occurs, or when the push-button reset input (MR) is taken low. RST is guaranteed to be a logic low (logic high for STM804/805) for 0 V < V_{CC} < V_{RST} if V_{BAT} is greater than 1 V. Without a backup battery, RST is guaranteed valid down to V_{CC} = 1 V.

During power-up, once V_{CC} exceeds the reset threshold an internal timer keeps \overline{RST} low for the reset time-out period, t_{rec} . After this interval \overline{RST} returns high.

If V_{CC} drops below the reset threshold, RST goes low. Each time RST is asserted, it stays low for at least the reset time-out period (t_{rec}). Any time V_{CC} goes below the reset threshold the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold.

2.2 Push-button reset input (STM704/806)

A logic low on \overline{MR} asserts reset. Reset remains asserted while \overline{MR} is low, and for t_{rec} (see Figure 36) after it returns high. The \overline{MR} input has an internal 40 k Ω pull-up resistor, allowing it to be left open if not used. This input can be driven with TTL/CMOS-logic levels or with open-drain/ collector outputs. Connect a normally open momentary switch from \overline{MR} to GND to create a manual reset function; external debounce circuitry is not required. If \overline{MR} is driven from long cables or the device is used in a noisy environment, connect a 0.1µF capacitor from \overline{MR} to GND to provide additional noise immunity. \overline{MR} may float, or be tied to V_{CC} when not used.

2.3 Watchdog input (NOT available on STM704/795/806)

The watchdog timer can be used to detect an out-of-control MCU. If the MCU does not toggle the watchdog input (WDI) within t_{WD} (1.6 s typ), the reset is asserted. The internal watchdog timer is cleared by either:

- 1. a reset pulse, or
- 2. by toggling WDI (high-to-low or low-to-high), which can detect pulses as short as 50 ns. If WDI is tied high or low, a reset pulse is triggered every 1.8 s ($t_{WD} + t_{rec}$).

The timer remains cleared and does not count for as long as reset is asserted. As soon as reset is released, the timer starts counting (see *Figure 37*).

Note: Input frequency greater than 20 ns (50 MHz) will be filtered.



2.4 Backup battery switchover

In the event of a power failure, it may be necessary to preserve the contents of external SRAM through V_{OUT} . With a backup battery installed with voltage V_{BAT} , the devices automatically switch the SRAM to the backup supply when V_{CC} falls.

Note:

When the battery is first connected without V_{CC} power applied, the device does not immediately provide battery backup voltage on V_{OUT} . Only after V_{CC} exceeds V_{RST} will the switchover operate as described below. This mode allows a battery to be attached during manufacturing but not used until after the system has been activated for the first time. As a result, no battery power is consumed by the device during storage and shipment. If the backup battery is not used, connect both V_{BAT} and V_{OUT} to V_{CC} .

This family of supervisors does not always connect V_{BAT} to V_{OUT} when V_{BAT} is greater than V_{CC} . V_{BAT} connects to V_{OUT} (through a 100 Ω switch) when V_{CC} is below V_{SW} (2.4 V) or V_{BAT} (whichever is lower). This is done to allow the backup battery (e.g., a 3.6 V lithium cell) to have a higher voltage than V_{CC} .

Assuming that V_{BAT} > 2.0 V, switchover at V_{SO} ensures that battery backup mode is entered before V_{OUT} gets too close to the 2.0 V minimum required to reliably retain data in most external SRAMs. When V_{CC} recovers, hysteresis is used to avoid oscillation around the V_{SO} point. V_{OUT} is connected to V_{CC} through a 3 Ω PMOS power switch.

Note:

The backup battery may be removed while V_{CC} is valid, assuming V_{BAT} is adequately decoupled (0.1 μ F typ), without danger of triggering a reset.

Pin **Status** Connected to V_{BAT} through internal switch V_{OUT} V_{CC} Disconnected from V_{OUT} PFI Disabled **PFO** Logic low Ē High impedance **ECON** Logic high WDI Watchdog timer is disabled MR Disabled RST Logic low **RST** Logic high Connected to V_{OUT} V_{BAT} Vccsw Logic high (STM795)

Table 4. I/O status in battery backup

2.5 Chip enable gating (STM795 only)

Internal gating of the chip enable (\overline{E}) signal prevents erroneous data from corrupting the external CMOS RAM in the event of an undervoltage condition. The STM795 uses a series transmission gate from \overline{E} to \overline{E}_{CON} (see *Figure 11*). During normal operation (reset not asserted), the \overline{E} transmission gate is enabled and passes all \overline{E} transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short \overline{E} propagation delay from \overline{E} to \overline{E}_{CON} enables the STM795 to be used with most μ Ps. If \overline{E} is low when reset asserts, \overline{E}_{CON} remains low for typically 10 μ s to permit the current write cycle to complete.

2.6 Chip enable input (STM795 only)

The chip enable transmission gate is disabled and \overline{E} is high impedance (disabled mode) while reset is asserted. During a power-down sequence when V_{CC} passes the reset threshold, the chip enable transmission gate disables and \overline{E} immediately becomes high impedance if the voltage at \overline{E} is high. If \overline{E} is low when reset asserts, the chip enable transmission gate will disable 10 μ s after reset asserts (see *Figure 12*). This permits the current write cycle to complete during power-down.

Any time a reset is generated, the chip enable transmission gate remains disabled and \overline{E} remains high impedance (regardless of \overline{E} activity) for the first half of the reset time-out period ($t_{rec}/2$). When the chip enable transmission gate is enabled, the impedance of \overline{E} appears as a 40 Ω resistor in series with the load at \overline{E}_{CON} . The propagation delay through the chip enable transmission gate depends on V_{CC} , the source impedance of the drive connected to \overline{E} , and the loading on \overline{E}_{CON} . The chip enable propagation delay is production tested from the 50% point on \overline{E} to the 50% point on \overline{E}_{CON} using a 50 Ω driver and a 50 pF load capacitance (see *Figure 35*). For minimum propagation delay, minimize the capacitive load at \overline{E}_{CON} and use a low-output impedance driver.

2.7 Chip enable output (STM795 only)

When the chip enable transmission gate is enabled, the impedance of \overline{E}_{CON} is equivalent to a 40 Ω resistor in series with the source driving \overline{E} . In the disabled mode, the transmission gate is off and an active pull-up connects \overline{E}_{CON} to V_{OUT} (see *Figure 11*). This pull-up turns off when the transmission gate is enabled.




Figure 11. Chip enable gating




Figure 12. Chip enable waveform (STM795)

2.8 Power-fail input/output (NOT available on STM795)

The Power-Fail Input (PFI) is compared to an internal reference voltage (independent from the V_{RST} comparator). If PFI is less than the power-fail threshold (V_{PFI}), the Power-Fail Output (PFO) will go low. This function is intended for use as an undervoltage detector to signal a failing power supply. Typically PFI is connected through an external voltage divider (see *Figure 10*) to either the unregulated DC input (if it is available) or the regulated output of the V_{CC} regulator. The voltage divider can be set up such that the voltage at PFI falls below V_{PFI} several milliseconds before the regulated V_{CC} input to the STM690/704/795/802/ 804/805/806 or the microprocessor drops below the minimum operating voltage.

During battery backup, the power-fail comparator is turned off and \overline{PFO} goes (or remains) low (see *Figure 13*). This occurs after V_{CC} drops below V_{SW} (2.4 V). When power returns, the power-fail comparator is enabled and \overline{PFO} follows \overline{PFI} . If the comparator is unused, \overline{PFI} should be connected to \overline{V}_{SS} and \overline{PFO} left unconnected. \overline{PFO} may be connected to \overline{MR} on the STM704/806 so that a low voltage on \overline{PFI} will generate a reset output.

2.9 Applications information

These supervisor circuits are not short-circuit protected. Shorting V_{OUT} to ground - excluding power-up transients such as charging a decoupling capacitor - destroys the device. Decouple both V_{CC} and V_{BAT} pins to ground by placing 0.1 μF capacitors as close to the device as possible.




Figure 13. Power-fail comparator waveform (STM690/704/802/804/805/806)

2.10 Using a SuperCap™ as a backup power source

SuperCapsTM are capacitors with extremely high capacitance values (e.g., order of 0.47 F) for their size. *Figure 14* shows how to use a SuperCap as a backup power source. The SuperCap may be connected through a diode to the V_{CC} supply. Since V_{BAT} can exceed V_{CC} while V_{CC} is above the reset threshold, there are no special precautions when using these supervisors with a Super-Cap.

5 V
V_{CC} V_{OUT} To external SRAM
STMXXX
V_{BAT} RST GND
L
AI08805

Figure 14. Using a SuperCap™


2.11 Negative-going V_{CC} transients


The STM690/704/795/802/804/805/806 supervisors are relatively immune to negative-going V_{CC} transients (glitches). Figure 32 was generated using a negative pulse applied to V_{CC} , starting at V_{RST} + 0.3 V and ending below the reset threshold by the magnitude indicated (comparator overdrive). The graph indicates the maximum pulse width a negative V_{CC} transient can have without causing a reset pulse. As the magnitude of the transient increases (further below the threshold), the maximum allowable pulse width decreases. Any combination of duration and overdrive which lies under the curve will NOT generate a reset signal. Typically, a V_{CC} transient that goes 100 mV below the reset threshold and lasts 40 μ s or less will not cause a reset pulse. A 0.1 μ F bypass capacitor mounted as close as possible to the V_{CC} pin provides additional transient immunity.


3 Typical operating characteristics

Note: Typical values are at $T_A = 25$ °C.

Figure 15. V_{CC} to V_{OUT} on-resistance vs. temperature







57





Figure 17. Supply current vs. temperature (no load)








Figure 19. V_{PFI} threshold vs. temperature







Figure 21. Power-up t_{rec} vs. temperature 240 235 230 $V_{CC} = 3.0 \text{ V}$ $t_{\text{rec}} \, (\text{ms})$ $V_{CC} = 4.5 \text{ V}$ 225 $V_{CC} = 5.5 \text{ V}$ 220 215 210 --40 -20 0 20 40 60 80 100 120 Temperature (°C) Al09144b







Figure 23. Watchdog time-out period vs. temperature





24/43 DocID10519 Rev 10





Figure 25. PFI to PFO propagation delay vs. temperature









Figure 27. Output voltage vs. load current (V_{CC} = 0 V; V_{BAT} = 2.8 V; T_A = 25 °C)






26/43 DocID10519 Rev 10

5 V_{RST} VCC V_{CC} (V) 3 V_{RST} (V) 2 0 500 ms / div AI09150b

Figure 29. RST output voltage vs. supply voltage







Figure 31. Power-fail comparator response time (de-assertion)





28/43 DocID10519 Rev 10




Figure 33. \overline{E} to \overline{E}_{CON} propagation delay vs. temperature

4 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T _{STG}	Storage temperature (V _{CC} off)	-55 to 150	°C
T _{SLD} ⁽¹⁾	Lead solder temperature for 10 seconds	260	°C
V _{IO}	Input or output voltage	-0.3 to V _{CC} +0.3	V
V _{CC} /V _{BAT}	Supply voltage	-0.3 to 6.0	V
I _O	Output current	20	mA
P _D	Power dissipation	320	mW

^{1.} Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.

577


5 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow, are derived tests performed under the measurement conditions summarized in *Table 6*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 6. 0	Operating	and .	AC	measurement	conditions

Parameter	STM690/704/795/ 802/804/805/806	Unit
V _{CC} /V _{BAT} supply voltage	1.0 to 5.5	V
Ambient operating temperature (T _A)	-40 to 85	°C
Input rise and fall times	≤ 5	ns
Input pulse voltages	0.2 to 0.8 V _{CC}	V
Input and output timing ref. voltages	0.3 to 0.7 V _{CC}	V

Figure 34. \overline{E} to \overline{E}_{CON} propagation delay test circuit



1. C_L includes load capacitance and scope probe capacitance.

Figure 35. AC testing input/output waveforms







Figure 36. MR timing waveform



1. RST for STM805.

Figure 37. Watchdog timing




Table 7. DC and AC characteristics

Sym	Alter- native	Description	Test condition ⁽¹⁾	Min	Тур	Max	Unit
V _{CC} , V _{BAT} ⁽²⁾		Operating voltage	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	1.1 ⁽³⁾		5.5	V
		V _{CC} supply current	Excluding I _{OUT} (V _{CC} < 5.5 V)		40	60	μΑ
I _{CC}		VCC supply current	Excluding I _{OUT} (V _{CC} < 3.6 V)		35	50	μΑ
ICC		V _{CC} supply current in battery backup mode	Excluding I_{OUT} ($V_{BAT} = 2.3 \text{ V}$, $V_{CC} = 2.0 \text{ V}$, $MR = V_{CC}$)		25	35	μΑ
I _{BAT} ⁽⁴⁾		V _{BAT} supply current in battery backup mode	Excluding I _{OUT} (V _{BAT} = 3.6 V)		0.4	1.0	μА
			I _{OUT1} = 5 mA ⁽⁵⁾	V _{CC} - 0.03	V _{CC} – 0.015		V
V _{OUT1}		V _{OUT} voltage (active)	I _{OUT1} = 75 mA	V _{CC} – 0.3	V _{CC} – 0.15		V
			$I_{OUT1} = 250 \mu A, V_{CC} > 2.5 V^{(5)}$	V _{CC} – 0.0015	V _{CC} – 0.0006		V
V			I _{OUT2} = 250 μA, V _{BAT} = 2.3 V	V _{BAT} – 0.1	V _{BAT} – 0.034		V
V _{OUT2}		V _{OUT} voltage (battery backup)	I _{OUT2} = 1 mA, V _{BAT} = 2.3 V		V _{BAT} - 0.14		V
		V _{CC} to V _{OUT} on-resistance			3	4	Ω
		V _{BAT} to V _{OUT} on-resistance			100		Ω


Table 7. DC and AC characteristics (continued)

Sym	Alter- native	Description	Test conditi	ion ⁽¹⁾	Min	Тур	Max	Unit
		Input leakage current (MR)	$\frac{\text{STM704/806}}{\text{MR}} = 0 \text{ V, V}_{\text{CO}}$	•	20	75	350	μΑ
l _{LI}		Input leakage current (PFI)	0 V < V _{IN} <	V _{CC}	-20	2	+25	nA
lio		Input leakage current (WDI)	0 V < V _{IN} <	V _{CC}	-1		+1	μΑ
I _{LO}		Output leakage current	STM804/805 0 V < V _{IN} < \		-1		+1	μΑ
V _{IH}		Input high voltage (MR, WDI)	V_{RST} (max) < V_{C}	_{CC} < 5.5 V	0.7 V _{CC}			٧
V _{IL}		Input low voltage (MR, WDI)	V_{RST} (max) < V_{C}	_{CC} < 5.5 V			0.3 V _{CC}	V
V _{OL}		Output low voltage (PFO, RST, RST, Vccsw)	$V_{CC} \ge V_{RST}$ ($I_{SINK} = 3.2$				0.3	٧
VOL		Output low voltage (E _{CON})	$V_{CC} = V_{RST}$ ($I_{OUT} = 1.6 \text{ mA}$,				0.2 V _{CC}	٧
V _{OL}		Output low voltage (RST)	$\begin{split} I_{OL} &= 40 \ \mu\text{A}, \\ V_{CC} &= 1.0 \ \text{V}, \ V_{BAT} = V_{CC}, \\ T_{A} &= 0 \ ^{\circ}\text{C} \ \text{to} \ 85 \ ^{\circ}\text{C} \end{split}$				0.3	٧
			$I_{OL} = 200 \ \mu\text{A},$ $V_{CC} = 1.2 \ \text{V}, \ V_{BAT} = V_{CC}$				0.3	٧
		Output high voltage (RST, RST) ⁽⁷⁾	$I_{SOURCE} = 1 \text{ mA},$ $V_{CC} = V_{RST} \text{ (max)}$		2.4			٧
V _{OH}		Output high voltage (\overline{E}_{CON})	$V_{CC} = V_{RST} (\underline{max}),$ $I_{OUT} = 1.6 \text{ mA}, \overline{E} = V_{CC}$		0.8 V _{CC}			V
		Output high voltage (PFO)	$I_{SOURCE} = 7$ $V_{CC} \ge V_{RST}$		0.8 V _{CC}			V
V _{OHB}		V _{OH} battery backup (Vccsw, RST)	$I_{SOURCE} = 100 \mu A,$ $V_{CC} = 0 \text{ V}, V_{BAT} = 2.8 \text{ V}$		0.8 V _{BAT}			٧
*OHB		V _{OH} battery backup (Ē _{CON})	I_{SOURCE} = 75 μ A, V_{CC} = 0 V, V_{BAT} = 2.8 V		0.8 V _{BAT}			V
Power-fa	ail comp	arator (NOT available on STM7	'95)					
V		PFI input threshold	PFI falling	STM802/ 804/806	1.212	1.237	1.262	٧
V _{PFI}		rri iriput tiresilola	(V _{CC} < 3.6 V) STM69 704/80		1.187	1.237	1.287	٧
		PFI hysteresis	PFI rising (V _{CC}	< 3.6 V)		10	20	mV
t _{PFD}		PFI to PFO propagation delay				2		μs
I _{SC}		PFO output short to GND current	V _{CC} = 3.6 V, PF	O = 0 V	0.1	0.75	2.0	mA



Table 7. DC and AC characteristics (continued)

Sym	Alter- native	Description	Test condit	Test condition ⁽¹⁾		Тур	Max	Unit
Battery	switcho	ver						•
			Power-down	V _{BAT} > V _{SW}		V _{SW}		V
		Battery backup switchover	Fower-down	V _{BAT} < V _{SW}		V _{BAT}		V
V_{SO}		voltage ⁽⁸⁾⁽⁹⁾	Power-up	V _{BAT} > V _{SW}		V _{SW}		V
			r ower-up	V _{BAT} < V _{SW}		V _{BAT}		V
		V _{SW}				2.4		V
		Hysteresis				40		mV
Reset th	reshold	s						
			STM690T/	V _{CC} falling	3.00	3.075	3.15	V
			704T/795T/ 805T	V _{CC} rising	3.00	3.085	3.17	V
			00.47/00.07	V _{CC} falling	3.00	3.075	3.12	٧
				V _{CC} rising	3.00	3.085	3.14	V
			STM690S/	V _{CC} falling	2.85	2.925	3.00	٧
V _{RST}		Dagat thread ald	704S/795S/805S	S V _{CC} rising	2.85	2.935	3.02	٧
(10)		Reset threshold	STM802S/	V _{CC} falling	2.88	2.925	3.00	٧
			804S/806S	V _{CC} rising	2.88	2.935	3.02	٧
			STM690R/ 704R/795R/805R	V _{CC} falling	2.55	2.625	2.70	٧
				V _{CC} rising	2.55	2.635	2.72	٧
			STM802R/	V _{CC} falling	2.59	2.625	2.70	٧
			804R/806R V _{CC} rising	2.59	2.635	2.72	V	
t _{rec}		RST pulse width	V _{CC} < 3.6	6 V	140	200	280	ms
Push-bu	itton res	et input (STM704/806)						
t _{MLMH}	t _{MR}	MR pulse width			100	20		ns
t _{MLRL}	t _{MRD}	MR to RST output delay				60	500	ns
Watchdo	og timer	(NOT available on STM704/7	95/806)			•		
t _{WD}		Watchdog timeout period	V _{RST} (max) < V ₀	_{CC} < 3.6 V	1.12	1.60	2.24	S
		WDI pulse width	V _{RST} (max) < V _C	_{CC} < 3.6 V	100	20		ns
Chip en	able gat	ing (STM795 only)	'			1		
		E to E _{CON} resistance	V _{CC} = V _{RST}	V _{CC} = V _{RST} (max)		46		Ω
	I	1	30 .101					1



	rabio 77 Do ana 770 maraotomotico (continuou)							
Sym	Alter- native	Description Test condition ⁽¹⁾		Min	Тур	Max	Unit	
		E to E _{CON} propagation delay	$V_{CC} = V_{RST}$ (max)		2	7	ns	
		Reset to \overline{E}_{CON} high delay			10		μs	
I _{SC}		E _{CON} short circuit current	$V_{CC} = 3.6 \text{ V, disable mode,}$ $\overline{E}_{CON} = 0 \text{ V}$	0.1	0.75	2.0	mA	

Table 7. DC and AC characteristics (continued)

- Valid for ambient operating temperature: T_A = -40 to 85 °C; V_{CC} = V_{RST} (max) to 5.5 V; and V_{BAT} = 2.8 V (except where noted).
- 2. V_{CC} supply current, logic input leakage, watchdog functionality, push-button reset functionality, PEI functionality, state of RST and RST tested at $V_{BAT} = 3.6 \text{ V}$, and $V_{CC} = 5.5 \text{ V}$. The state of RST or RST and PFO is tested at $V_{CC} = V_{CC}$ (min). Either V_{CC} or V_{BAT} can go to 0 V if the other is greater than 2.0 V.
- 3. V_{CC} (min) = 1.0 V for T_A = 0 °C to +85 °C.
- 4. Tested at V_{BAT} = 3.6 V, V_{CC} = 3.5 V and 0 V.
- 5. Guaranteed by design.
- The leakage current measured on the RST pin (STM804/805) or RST pin (STM795) is tested with the reset output not asserted (output high impedance).
- 7. Not valid for STM795/804/805 (open drain).
- 8. When $V_{BAT} > V_{CC} > V_{SW}$, V_{OUT} remains connected to V_{CC} until V_{CC} drops below V_{SW} .
- 9. When $V_{SW} > V_{CC} > V_{BAT}$, V_{OUT} remains connected to V_{CC} until V_{CC} drops below the battery voltage (V_{BAT}) 75 mV.
- 10. The reset threshold tolerance is wider for V_{CC} rising than for V_{CC} falling due to the 10 mV (typ) hysteresis, which prevents internal oscillation.



6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



6.1 SO8 package information

SEATING PLANE

O COCC C

SEATING PLANE

CAGE PLANE

1 4

Figure 38. SO8 package outline

Table 8. SO8 package mechanical data

Symb		mm			inches	
Symb	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.75			0.069
A1	0.10		0.25	0.04		0.010
A2	1.25			0.049		
b	0.28	0.40	0.48	0.011	0.016	0.019
С	0.17		0.23	0.007		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
е		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40	0.635	1.27	0.016		0.050
L1		1.04			0.040	
k	1°		8°	1°		8°
ccc			0.10			0.004

6.2 MiniSO8 package information

D E1

D CCC C

SEATING PLANE

C GAUGE PLANE

PIN 1 IDENTIFICATION

1 4 4

Figure 39. MiniSO8 package outline

Table 9. MiniSO8 mechanical data

Cumb		mm		inches		
Symb	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.1			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.03	0.033	0.037
b	0.22		0.4	0.009		0.016
С	0.08		0.23	0.003		0.009
D	2.8	3	3.2	0.11	0.118	0.126
E	4.65	4.9	5.15	0.183	0.193	0.203
E1	2.8	3	3.1	0.11	0.118	0.122
е		0.65			0.026	
L	0.4	0.6	0.8	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.01	
k	0°		8°	0°		8°
CCC			0.1			0.004

Part numbering 7

Table 10. Ordering information scheme

Example:	STM690	T	М	6	E	
Device type						
STM690/704/795/802/804/8	05/806					
Reset threshold voltage						
$T = STM690/704/795/805 = STM802/804/806 = V_{RST} = 3$						
S = STM690/704/795/805 =	V _{RST} = 2.85 V to 3.00 V					
$STM802/804/806 = V_{RST} = 2$	2.88 V to 3.00 V					
	R = STM690/704/795/805 = V_{RST} = 2.55 V to 2.70 V STM802/804/806 = V_{RST} = 2.59 V to 2.70 V					
Package						
M = SO8						
DS = MiniSO8						
Temperature range						
6 = -40 to 85 °C						
Shipping method						

E = ECOPACK[®] package, tubes F = ECOPACK[®] package, tape and reel

Table 11. Marking description

Part number	Reset threshold	Package	Topside marking
07140007	0.075	SO8	2007
STM690T	3.075	MiniSO8	6901
0714000	0.005	SO8	2000
STM690S	2.925	MiniSO8 690S	6908
0711		SO8	
STM690R	2.625	MiniSO8	690R
07147047		SO8	
STM704T	3.075	MiniSO8	690T 690S 690R 704T 704S 704R 795T 795S 795R 802T 802S 802R 804T 804S 804R 804R
		SO8	
STM704S	2.925	MiniSO8	
		SO8	
STM704R	2.625	MiniSO8	704R
		SO8	_
STM795T	3.075	MiniSO8	
		SO8	
STM795S	2.925	MiniSO8	
		SO8	
STM795R	2.625	2.625 MiniSO8	— 795R
		SO8	
STM802T	3.075	MiniSO8	— 802T
0711000		SO8	
STM802S	2.925	MiniSO8	
		SO8	
STM802R	2.625	MiniSO8	
		SO8	
STM804T	3.075	MiniSO8	8041
OT1/22/2	2.55	SO8	25.15
STM804S	2.925	MiniSO8	804S
OT1/22/2		SO8	05:5
STM804R	2.625	MiniSO8	804R
OT1 /		SO8	
STM805T	3.075	MiniSO8	805T
OT1/2272	2.55	SO8	0.55
STM805S	2.925	MiniSO8	805S

Table 11. Marking description

Part number	Reset threshold	Package	Topside marking	
STM805R	2.625	SO8	805R	
STMOOSH	2.023	MiniSO8	805H	
STM806T	3.075	SO8	0007	
311/10001	3.075	MiniSO8	806T	
CTMOOCC	2.925	SO8	806S	
STM806S	2.925	MiniSO8		
STM806R	2.625	SO8	0000	
STWOOD	2.025	MiniSO8	806R	

8 Revision history

Table 12. Document revision history

Date	Revision	Changes
31-Oct-2003	1	Initial release.
22-Dec-2003	2	Reformatted; update characteristics (Figure 1, 3, 4, 11, 13, 14, 37; Table 1, 3, 4, 7, 9, 11).
16-Jan-2004	2.1	Added Typical operating characteristics (Figure 17, 18, 20 to 26, 29, 30 to 34).
07-Apr-2004	2.2	Updated characteristics (Figure 13, 29, 30, Table 1, 3, 7).
25-May-2004	3	Update characteristics (Table 3, 7).
02-Jul-2004	4	Update package availability, pin description; promote document (Figure 1, 14; Table 3, 10).
29-Sep-2004 5		Clarify root part numbers, pin descriptions, update characteristics (Figure 2, to, 11, 13, 14, 35; Table 1, 3, 6, 7, 10).
25-Feb-2005	6	Update characteristics (Figure 11, 16, to 35; Table 7).
05-Apr-2006	7	Update characteristics (Figure 13).
20-Nov-2009	8	Updated Section 1.1.6, Section 1.1.8, Figure 10, 11, 19, Table 3, 5, 7; added text to Section 6.
18-Aug-2010	9	Updated Features, Section 2.4: Backup battery switchover.
13-Mar-2024	10	Updated figure on the cover page, V _{OL} and V _{OH} test condition in <i>Table 7, Section 6.1</i> and <i>Section 6.2</i> .

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics - All rights reserved

