


N-channel 600 V, 39 mΩ typ., 57 A, MDmesh M9 Power MOSFET in a TO-LL package

Features




Order code	V _{DS}	R _{DS(on)} max.	I _D
STO60N045M9	600 V	45 mΩ	57 A

- Very low FOM ($R_{DS(on)} \cdot Q_g$)
- Higher dv/dt capability
- Excellent switching performance
- Easy to drive
- 100% avalanche tested
- Excellent switching performance thanks to the extra driving source pin

Application

- AC-DC converters
- DC-DC converters
- Microinverter



Description

This N-channel Power MOSFET is based on the most innovative super-junction MDmesh M9 technology, suitable for medium/high voltage MOSFETs featuring very low $R_{DS(on)}$ per area. The silicon based M9 technology benefits from a multi-drain manufacturing process which allows an enhanced device structure. The resulting product has one of the lower on-resistance and reduced gate charge values, among all silicon based fast switching super-junction Power MOSFETs, making it particularly suitable for applications that require superior power density and outstanding efficiency.

Product status link

[STO60N045M9](#)

Product summary

Order code	STO60N045M9
Marking	60N045M9
Package	TO-LL type A2
Packing	Tape and reel

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 30	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	57	A
	Drain current (continuous) at $T_C = 100^\circ\text{C}$	36	
$I_{DM}^{(2)}$	Drain current (pulsed)	220	A
P_{TOT}	Total power dissipation at $T_C = 25^\circ\text{C}$	245	W
dv/dt^3	Peak diode recovery voltage slope	50	V/ns
di/dt^3	Peak diode recovery current slope	900	A/ μ s
$dv/dt^{(4)}$	MOSFET dv/dt ruggedness	120	V/ns
T_{stg}	Storage temperature range	-55 to 150	$^\circ\text{C}$
T_J	Operating junction temperature range		$^\circ\text{C}$

1. Referred to TO-247 long leads package.
2. Pulse width limited by safe operating area.
3. $I_{SD} \leq 29$ A, V_{DS} (peak) < $V_{(BR)DSS}$, $V_{DD} = 400$ V.
4. V_{DS} (peak) < $V_{(BR)DSS}$, $V_{DD} = 400$ V.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance, junction-to-case	0.51	$^\circ\text{C}/\text{W}$
R_{thJA}	Thermal resistance, junction-to-ambient ⁽¹⁾	43	$^\circ\text{C}/\text{W}$
	Thermal resistance, junction-to-ambient ⁽²⁾	22	

1. When mounted on a standard 1 inch² area of FR-4 PCB with 2-oz copper.
2. When mounted on 40x40 mm area of FR-4 PCB with 2-oz copper.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_J max.)	7	A
E_{AS}	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50$ V)	720	mJ

2 Electrical characteristics

$T_C = 25^\circ\text{C}$ unless otherwise specified.

Table 4. On/off-states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	μA
		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}, T_C = 125^\circ\text{C}$ (1)			200	
I_{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			± 100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	3.2	3.7	4.2	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 29 \text{ A}$		39	45	$\text{m}\Omega$

1. Specified by design, not tested in production.

Table 5. Dynamic characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 400 \text{ V}, f = 250 \text{ kHz}, V_{GS} = 0 \text{ V}$	-	4600	-	pF
C_{oss}	Output capacitance		-	83	-	pF
$C_{\text{oss eq.}}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0 \text{ to } 400 \text{ V}, V_{GS} = 0 \text{ V}$	-	1230	-	pF
R_g	Intrinsic gate resistance	$f = 250 \text{ kHz, open drain}$	-	0.8	-	Ω
Q_g	Total gate charge	$V_{DD} = 400 \text{ V}, I_D = 29 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 14. Test circuit for gate charge behavior)	-	110	-	nC
Q_{gs}	Gate-source charge		-	30	-	nC
Q_{gd}	Gate-drain charge		-	38	-	nC

1. $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to stated value.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(\text{on})}$	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 29 \text{ A},$	-	26	-	ns
t_r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	6	-	ns
$t_{d(\text{off})}$	Turn-off delay time	(see Figure 13. Switching times test circuit for resistive load and Figure 18. Switching time waveform)	-	80	-	ns
t_f	Fall time		-	3.5	-	ns

Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}^{(1)}$	Source-drain current		-		57	A
$I_{SDM}^{(2)}$	Source-drain current (pulsed)		-		220	A
$V_{SD}^{(3)}$	Forward on voltage	$V_{GS} = 0 \text{ V}$, $I_{SD} = 57 \text{ A}$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 57 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$, $V_{DD} = 60 \text{ V}$	-	250		ns
Q_{rr}	Reverse recovery charge	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	3		μC
I_{RRM}	Reverse recovery current		-	24		A
t_{rr}	Reverse recovery time	$I_{SD} = 57 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$,	-	390		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$, $T_J = 150 \text{ }^\circ\text{C}$	-	7.5		μC
I_{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	33		A

1. *Referred to TO-247 long leads package.*
2. *Pulse width is limited by safe operating area.*
3. *Pulsed: pulse duration = 300 μs , duty cycle 1.5%.*

2.1 Electrical characteristics (curves)














Figure 1. Safe operating area

Figure 2. Maximum transient thermal impedance

Figure 3. Typical output characteristics

Figure 4. Typical transfer characteristics

Figure 5. Typical gate charge characteristics

Figure 6. Typical drain-source on-resistance


Figure 7. Typical capacitance characteristics

Figure 8. Typical output capacitance stored energy

Figure 9. Normalized gate threshold vs temperature

Figure 10. Normalized on-resistance vs temperature

Figure 11. Normalized breakdown voltage vs temperature

Figure 12. Typical reverse diode forward characteristics



3 Test circuits

Figure 13. Switching times test circuit for resistive load




AM15855v1

Figure 14. Test circuit for gate charge behavior




GPDP191120241113SA

Figure 15. Test circuit for inductive load switching and diode recovery times




AM15857v1

Figure 16. Unclamped inductive load test circuit




AM15858v1

Figure 17. Unclamped inductive waveform



AM01472v1

Figure 18. Switching time waveform




AM01473v1

4 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-LL type A2 package information


Figure 19. TO-LL type A2 package outline



DM00276569_7_type_A2

Table 8. TO-LL type A2 package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20	2.30	2.40
A1	0.40	0.48	0.60
b	0.70	0.80	0.90
c		0.46	
c1		0.15	
C	10.28	10.38	10.48
C2	2.35	2.45	2.55
C3		1.16	
D	9.80	9.90	10.00
D2	3.30	3.50	3.70
D3	9.30	9.40	9.50
D4	8.20	8.40	8.60
D5	9.50	9.70	9.90
D6		7.40	
D7		2.20	
e		1.20	
E	11.48	11.68	11.88
E1		5.58	
E2		6.15	
E3		5.14	
E4		0.90	
E5		0.72	
E6	7.03	7.23	7.43
E7		1.44	
E8	0.50	0.70	0.90
K	1.70	1.90	2.10
K1	2.40		
L		0.70	
L1		0.44	
L2	0.40	0.60	0.80
θ		11°	

Figure 20. TO-LL type A2 recommended footprint (dimensions are in mm)

DM00276569_7_type_A2

4.2 TO-LL packing information

Figure 21. Carrier tape outline and dimensions




Figure 22. Reel outline and dimensions





Figure 23. TO-LL orientation in tape pocket

Revision history

Table 9. Document revision history

Date	Revision	Changes
27-Nov-2024	1	First release.
13-Jan-2025	2	Updated Table 5. Dynamic characteristics .

Contents

1	Electrical ratings	2
2	Electrical characteristics.....	3
2.1	Electrical characteristics (curves)	5
3	Test circuits	7
4	Package information.....	8
4.1	TO-LL type A2 package information	8
4.2	TO-LL packing information.....	11
	Revision history	13

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved