



N-channel 600 V, 44 mΩ typ., 34 A MDmesh™ M6 Power MOSFET in a TO-LL HV package





N-chG1DS2PS345678DTABZ

Product status link			
STO68N60M6AV			

Product summary				
Order code STO68N60M6A				
Marking	68N60M6AV			
Package	TO-LL HV			
Packing	Tape and reel			

Features

Order code	V _{DS}	R _{DS(on)} max.	l _D
STO68N60M6AV	600 V	49 mΩ	38 A

- · Reduced switching losses
- Lower R_{DS(on)} * area vs previous generation
- · Low gate input resistance
- 100% avalanche tested
- · Zener-protected
- · High-creepage package
- Excellent switching performance thanks to the extra driving source pin

Applications

· Switching applications

Description

The new MDmesh $^{\intercal M}$ M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent $R_{DS(on)}$ per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 25	V
I _D	Drain current (continuous) at T _C = 25 °C	38	Α
I _D	Drain current (continuous) at T _C = 100 °C	24	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	TBD	Α
P _{TOT}	Total dissipation at T _C = 25 °C	174	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	T _{stg} Storage temperature range		°C
Tj	Operating junction temperature range	- 55 to 150	

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le 38~A$, $di/dt \le 400~A/\mu s$; $V_{DS(peak)} < V_{(BR)DSS}$, $V_{DD} = 400~V$.
- 3. $V_{DS} \le 480 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.72	°C/W
R _{thj-amb} ⁽¹⁾	Thermal resistance junction-amb	43	°C/W
R _{thj-amb} ⁽²⁾	Thermal resistance junction-amb	46	°C/W

- 1. When mounted on 1 inch² FR-4 pcb, standard footprint 2 Oz copper board.
- 2. When mounted on 40x40mm FR-4 pcb, 6 cm² 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	TBD	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$; $V_{DD} = 50$ V)	TBD	mJ

DS12580 - Rev 1 page 2/11



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	600			V
		V _{GS} = 0 V, V _{DS} = 600 V			1	μA
I _{DSS}	Zero gate voltage Drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_C = 125 ^{\circ}\text{C}^{(1)}$			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 19 A		44	49	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	3250	-	pF
C _{oss}	Output capacitance	V_{DS} = 100 V, f = 1 MHz, V_{GS} = 0 V	-	245	-	pF
C _{rss}	Reverse transfer capacitance		-	3	-	pF
C _{oss eq.} (1)	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V	-	TBD	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	2.5	-	Ω
Qg	Total gate charge	V_{DD} = 480 V, I_{D} = 38 A, V_{GS} = 0 to	-	80	-	nC
Q _{gs}	Gate-source charge	10 V (see)Figure 4. Test circuit for	-	TBD	-	nC
Q _{gd}	Gate-drain charge	gate charge behavior	-	TBD	-	nC

^{1.} $C_{\rm oss~eq.}$ is defined as a constant equivalent capacitance giving the same charging time as $C_{\rm oss}$ when $V_{\rm DS}$ increases from 0 to 80% $V_{\rm DSS}$

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	TBD	-	ns
t _r	Rise time	V_{DD} = 300 V, I_D = 19 A, R_G = 4.7 Ω , V_{GS} = 10 V (see Figure 3. Test circuit	-	TBD	-	ns
t _{d(off)}	Turn-off-delay time	for resistive load switching times and Figure 8. Switching time waveform)	-	TBD	-	ns
t _f	Fall time	riguio o. Omtorning timo navolorni,	-	TBD	-	ns

DS12580 - Rev 1 page 3/11



Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		38	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		TBD	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 38 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 38 A, di/dt = 100 A/μs,	-	TBD		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C (see Figure 5. Test circuit for inductive load	-	TBD		μC
I _{RRM}	Reverse recovery current	switching and diode recovery times)	-	TBD		Α

^{1.} Pulse width is limited by safe operating area

DS12580 - Rev 1 page 4/11

^{2.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%



3 Test circuits

Figure 3. Test circuit for resistive load switching times


Figure 4. Test circuit for gate charge behavior

12 V 47 KΩ 100 nF D.U.T.

2200 μF 47 KΩ 0 VG

AM01469v1

Figure 5. Test circuit for inductive load switching and diode recovery times



AM01470v1

AM01468v1

Figure 6. Unclamped inductive load test circuit




Figure 7. Unclamped inductive waveform





Figure 8. Switching time waveform



DS12580 - Rev 1 page 5/11




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

4.1 TO-LL HV package information

Figure 9. TO-LL HV package outline



DS12580 - Rev 1 page 6/11



Table 8. TO-LL HV package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	2.20	2.30	2.40
A1	0.40	0.48	0.60
b		0.80	0.93
С		0.46	
c1		0.15	
С	10.28	10.38	10.48
C2	2.35	2.45	2.55
C3		0.71	
D	9.80	9.90	10.00
D2	3.30	3.50	3.70
D3	9.30	9.40	9.50
D4	8.20	8.40	8.60
D5	9.50	9.70	9.90
D6		7.40	
D7		2.20	
е		1.20	
E	11.48	11.68	11.88
E1		4.96	
E2		5.54	
E3		5.14	
E4		0.90	
E5		0.72	
E6	6.41	6.61	6.81
E7	0.50	0.70	0.90
K	1.70	1.90	2.10
L	1.05	1.20	1.35
L1	0.25	0.35	0.45
L2	0.40	0.60	0.80
θ		11°	

DS12580 - Rev 1 page 7/11



10.1 4: 6: 8: 9.7 8: 0.8(x8) 1 2 3 4 5 6 7 8

6.8

0.4(x7)

Figure 10. TO-LL HV recommended footprint (dimensions are in mm)

DM00276569_1

DS12580 - Rev 1 page 8/11



Revision history

Table 9. Document revision history

Date	Revision	Changes
28-May-2018	1	First release.

DS12580 - Rev 1 page 9/11



Contents

1	Elec	trical ratings	.2
2	Elec	trical characteristics	.3
3	Test	circuits	. 5
4	Pack	rage information	. 6
	4.1	TO-LL HV package information	. 6
Rev	ision	history	.9



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12580 - Rev 1 page 11/11