



N-channel 600 V, 44 mΩ typ., 34 A MDmesh™ M6 Power MOSFET in a TO-LL HV package



TO-LL HV



N-chG1DS2PS345678DTABZ

Product status link
[STO68N60M6AV](#)
Product summary

| | |
|-------------------|---------------|
| Order code | STO68N60M6AV |
| Marking | 68N60M6AV |
| Package | TO-LL HV |
| Packing | Tape and reel |

Features

| Order code | V _{DS} | R _{DS(on)} max. | I _D |
|--------------|-----------------|--------------------------|----------------|
| STO68N60M6AV | 600 V | 49 mΩ | 38 A |

- Reduced switching losses
- Lower R_{DS(on)} * area vs previous generation
- Low gate input resistance
- 100% avalanche tested
- Zener-protected
- High-creepage package
- Excellent switching performance thanks to the extra driving source pin

Applications

- Switching applications

Description

The new MDmesh™ M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent R_{DS(on)} per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.

1 Electrical ratings

Table 1. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|----------------|---|-------------|------------------|
| V_{GS} | Gate-source voltage | ± 25 | V |
| I_D | Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}$ | 38 | A |
| I_D | Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}$ | 24 | A |
| $I_{DM}^{(1)}$ | Drain current (pulsed) | TBD | A |
| P_{TOT} | Total dissipation at $T_C = 25\text{ }^\circ\text{C}$ | 174 | W |
| $dv/dt^{(2)}$ | Peak diode recovery voltage slope | 15 | V/ns |
| $dv/dt^{(3)}$ | MOSFET dv/dt ruggedness | 50 | V/ns |
| T_{stg} | Storage temperature range | - 55 to 150 | $^\circ\text{C}$ |
| T_j | Operating junction temperature range | | |

1. Pulse width limited by safe operating area.
2. $I_{SD} \leq 38\text{ A}$, $di/dt \leq 400\text{ A}/\mu\text{s}$; $V_{DS(peak)} < V_{(BR)DSS}$, $V_{DD} = 400\text{ V}$.
3. $V_{DS} \leq 480\text{ V}$

Table 2. Thermal data

| Symbol | Parameter | Value | Unit |
|---------------------|----------------------------------|-------|---------------------------|
| $R_{thj-case}$ | Thermal resistance junction-case | 0.72 | $^\circ\text{C}/\text{W}$ |
| $R_{thj-amb}^{(1)}$ | Thermal resistance junction-amb | 43 | $^\circ\text{C}/\text{W}$ |
| $R_{thj-amb}^{(2)}$ | Thermal resistance junction-amb | 46 | $^\circ\text{C}/\text{W}$ |

1. When mounted on 1 inch² FR-4 pcb, standard footprint 2 Oz copper board.
2. When mounted on 40x40mm FR-4 pcb, 6 cm² 2 Oz copper board.

Table 3. Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|----------|--|-------|------|
| I_{AR} | Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax}) | TBD | A |
| E_{AS} | Single pulse avalanche energy (starting $T_j = 25\text{ }^\circ\text{C}$, $I_D = I_{AR}$; $V_{DD} = 50\text{ V}$) | TBD | mJ |

2 Electrical characteristics

$T_C = 25\text{ }^\circ\text{C}$ unless otherwise specified

Table 4. On/off states

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---------------|-----------------------------------|--|------|------|----------|------------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0\text{ V}$, $I_D = 1\text{ mA}$ | 600 | | | V |
| I_{DSS} | Zero gate voltage Drain current | $V_{GS} = 0\text{ V}$, $V_{DS} = 600\text{ V}$ | | | 1 | μA |
| | | $V_{GS} = 0\text{ V}$, $V_{DS} = 600\text{ V}$, $T_C = 125\text{ }^\circ\text{C}^{(1)}$ | | | 100 | μA |
| I_{GSS} | Gate-body leakage current | $V_{DS} = 0\text{ V}$, $V_{GS} = \pm 25\text{ V}$ | | | ± 10 | μA |
| $V_{GS(th)}$ | Gate threshold voltage | $V_{DS} = V_{GS}$, $I_D = 250\text{ }\mu\text{A}$ | 3.25 | 4 | 4.75 | V |
| $R_{DS(on)}$ | Static drain-source on-resistance | $V_{GS} = 10\text{ V}$, $I_D = 19\text{ A}$ | | 44 | 49 | $\text{m}\Omega$ |

1. Defined by design, not subject to production test.

Table 5. Dynamic

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|----------------------------|-------------------------------|---|------|------|------|----------|
| C_{iss} | Input capacitance | $V_{DS} = 100\text{ V}$, $f = 1\text{ MHz}$, $V_{GS} = 0\text{ V}$ | - | 3250 | - | pF |
| C_{oss} | Output capacitance | | - | 245 | - | pF |
| C_{riss} | Reverse transfer capacitance | | - | 3 | - | pF |
| $C_{oss\text{ eq.}}^{(1)}$ | Equivalent output capacitance | $V_{DS} = 0\text{ to }480\text{ V}$, $V_{GS} = 0\text{ V}$ | - | TBD | - | pF |
| R_G | Intrinsic gate resistance | $f = 1\text{ MHz}$, $I_D = 0\text{ A}$ | - | 2.5 | - | Ω |
| Q_g | Total gate charge | $V_{DD} = 480\text{ V}$, $I_D = 38\text{ A}$, $V_{GS} = 0\text{ to }10\text{ V}$ (see Figure 4. Test circuit for gate charge behavior) | - | 80 | - | nC |
| Q_{gs} | Gate-source charge | | - | TBD | - | nC |
| Q_{gd} | Gate-drain charge | | - | TBD | - | nC |

1. $C_{oss\text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times


| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--------------|---------------------|--|------|------|------|------|
| $t_{d(on)}$ | Turn-on delay time | $V_{DD} = 300\text{ V}$, $I_D = 19\text{ A}$, $R_G = 4.7\text{ }\Omega$, $V_{GS} = 10\text{ V}$ (see Figure 3. Test circuit for resistive load switching times and Figure 8. Switching time waveform) | - | TBD | - | ns |
| t_r | Rise time | | - | TBD | - | ns |
| $t_{d(off)}$ | Turn-off-delay time | | - | TBD | - | ns |
| t_f | Fall time | | - | TBD | - | ns |

Table 7. Source drain diode


| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------------|-------------------------------|---|------|------|------|---------------|
| I_{SD} | Source-drain current | | - | | 38 | A |
| $I_{SDM}^{(1)}$ | Source-drain current (pulsed) | | - | | TBD | A |
| $V_{SD}^{(2)}$ | Forward on voltage | $V_{GS} = 0\text{ V}$, $I_{SD} = 38\text{ A}$ | - | | 1.6 | V |
| t_{rr} | Reverse recovery time | $I_{SD} = 38\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$, $V_{DD} = 60\text{ V}$, $T_j = 150\text{ }^\circ\text{C}$ (see Figure 5. Test circuit for inductive load switching and diode recovery times) | - | TBD | | ns |
| Q_{rr} | Reverse recovery charge | | - | TBD | | μC |
| I_{RRM} | Reverse recovery current | | - | TBD | | A |

1. Pulse width is limited by safe operating area
2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%


3 Test circuits

Figure 3. Test circuit for resistive load switching times



AM01468v1

Figure 4. Test circuit for gate charge behavior



AM01469v1

Figure 5. Test circuit for inductive load switching and diode recovery times



AM01470v1

Figure 6. Unclamped inductive load test circuit


AM01471v1

Figure 7. Unclamped inductive waveform


AM01472v1

Figure 8. Switching time waveform



AM01473v1

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 TO-LL HV package information

Figure 9. TO-LL HV package outline




DM00276569_1

Table 8. TO-LL HV package mechanical data

| Dim. | mm | | |
|------|-------|-------|-------|
| | Min. | Typ. | Max. |
| A | 2.20 | 2.30 | 2.40 |
| A1 | 0.40 | 0.48 | 0.60 |
| b | | 0.80 | 0.93 |
| c | | 0.46 | |
| c1 | | 0.15 | |
| C | 10.28 | 10.38 | 10.48 |
| C2 | 2.35 | 2.45 | 2.55 |
| C3 | | 0.71 | |
| D | 9.80 | 9.90 | 10.00 |
| D2 | 3.30 | 3.50 | 3.70 |
| D3 | 9.30 | 9.40 | 9.50 |
| D4 | 8.20 | 8.40 | 8.60 |
| D5 | 9.50 | 9.70 | 9.90 |
| D6 | | 7.40 | |
| D7 | | 2.20 | |
| e | | 1.20 | |
| E | 11.48 | 11.68 | 11.88 |
| E1 | | 4.96 | |
| E2 | | 5.54 | |
| E3 | | 5.14 | |
| E4 | | 0.90 | |
| E5 | | 0.72 | |
| E6 | 6.41 | 6.61 | 6.81 |
| E7 | 0.50 | 0.70 | 0.90 |
| K | 1.70 | 1.90 | 2.10 |
| L | 1.05 | 1.20 | 1.35 |
| L1 | 0.25 | 0.35 | 0.45 |
| L2 | 0.40 | 0.60 | 0.80 |
| θ | | 11° | |

Figure 10. TO-LL HV recommended footprint (dimensions are in mm)



DM00276569_1

Revision history

Table 9. Document revision history

| Date | Revision | Changes |
|-------------|----------|----------------|
| 28-May-2018 | 1 | First release. |

Contents

| | | |
|------------|---|----------|
| 1 | Electrical ratings | 2 |
| 2 | Electrical characteristics | 3 |
| 3 | Test circuits | 5 |
| 4 | Package information | 6 |
| 4.1 | TO-LL HV package information | 6 |
| | Revision history | 9 |

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved