# STWK01



SOT23 - 6L

(plastic package)

Precise voltage references: 2 V ± 1% and 2.4 V

Wide operating  $V_{DD}$  range (from 4.5 to 20 V)

Low consumption during burst mode: 150 µA

OVP detection function during burst mode

Internal 100 V N-channel MOSFET

Adapter/charger: mobile phone, tablet, camcorder, shaver, emergency light, etc.

based on the primary side controller STCH01

The STWK01 device is intended to operate at a

applications using the STCH01, a primary side advanced multi-mode power management IC

configured connecting the rectifier diode with an anode to GND and a cathode to the proper secondary winding pin, while the output capacitor is connected to the other pin of the secondary

converter secondary side as the wake-up controller during burst mode operation, in

For the correct operation of the circuit, the secondary side of the converter has to be

SOT23-6L micropackage

Applications


Description

(flyback-like converters).

± 2%, within temperature range

## Secondary side wake-up controller


#### Datasheet - preliminary data



When at a light load or no-load the main device STCH01 enters burst mode operation and stops switching, the wake-up controller senses at the secondary side that there is no switching activity and remains waiting that the output voltage discharges down to the threshold set by an external resistive divider connected to the sensing pin Vsns: when the internal threshold is reached, the wake-up controller switches on the internal MOSFET for a short time interval: this allows to generate a wake-up pulse across the transformer secondary winding that, by a transformer coupling, is transferred at the primary side across the auxiliary winding connected to the primary side controller STCH01. The transferred wake-up pulse is detected by the ZCD pin of the main IC that resumes the operation.

The device generates a wake-up pulse also in case, during burst mode operation, it detects an overvoltage condition on the output.

### Figure 1. Pin connections (top view)



### Table 1. Device summary

Order code	Package	Packing
STWK01TR	SOT23–6L	Tape and reel

August 2014

Features

DocID026784 Rev 1

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

## Contents

1	Block diagram
2	Maximum ratings 4
3	Electrical characteristics5
4	Application information
5	Operation
	5.1 Wake-up comparator 7   5.2 OVP comparator 8
	5.2 OVP comparator
6	Package information
7	Revision history
	olete Producils)
005	



#### **Block diagram** 1





Figure 2. Block diagram

Figure 3. Typical application schematic



#### **Maximum ratings** 2

Symbol	Pin	Parameter	Value	Unit	
V <sub>DD</sub>	6	Device supply voltage	-0.3 to 22	V	
V <sub>OUT</sub>	1	OUT pin to GND voltage	-3 to 100	V	
I <sub>OUT</sub>	1	Max. sink pulsed current (pulse width internally limited to 4 $\mu$ s)	2.5	А	
V <sub>sns</sub>	4	Sense pin voltage	-0.3 to 3.6	V	

### Table 2. Absolute maximum ratings

Stressing the device above the rating listed in Table 2: Absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum rated conditions may affect device reliability.

	Table 3. Thermal data				
Symbol	Parameter	Value	Unit		
R <sub>th j-amb</sub>	Thermal resistance, junction to ambient	250	°C/W		
P <sub>TOT</sub>	Max. power dissipation at T <sub>amb</sub> = 50 °C	0.4	W		
Тј <sub>ор</sub>	Junction temperature operating range	-40 to 150	°C		
Tstg	Storage temperature	-55 to 150			

### Table 3. Thermal data

### Table 4. Pin functions

	No.	Name	Function
	1	OUT	The drain of the internal N-channel MOSFET: has to be connected to the cathode of the rectifier diode at secondary side of the flyback converter. Note that, for the correct operation of the circuit, the secondary side of the converter has to be configured connecting the rectifier diode with an anode to GND and a cathode to the proper secondary winding terminal, while the output capacitor is connected to the other terminal of the secondary winding.
	2	GND	Return of the bias current of the device and 0 V reference for all voltages.
1	3	N.C.	This pin has to be connected to ground (GND).
	3	GND	Return of the bias current of the device and 0 V reference for all voltages.
	4	Vsns	Sensing input: the mid-point of a resistive divider from the converter output to GND should be connected to this pin for output voltage sensing. The sensed voltage on the pin is compared to the internal references for the wake-up and OVP function.
	5	N.C.	This pin has to be connected to ground (GND).
	6	V <sub>DD</sub>	Supply voltage of the device. A small bypass capacitor (0.1 $\mu$ F typ.) to GND, located as close to IC's pins as possible, might be useful to get a clean supply voltage.



#### **Electrical characteristics** 3

### Table 5. Electrical characteristics ( $T_J = -25$ °C to 125 °C, $V_{DD} = 5$ V; unless otherwise specified)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	
Internal I	MOSFET (between OUT and GND pin	s)				
V <sub>DS_Max</sub>	Max. operating voltage	T <sub>J</sub> = 25 °C			100	Τ
I <sub>OFF</sub>	Off state drain leakage current	$V_{DS}$ = 100 V; T <sub>J</sub> = 125 °C, $V_{sns}$ > $V_{ref}$			15	Ī
R <sub>DS(on)</sub>	Static drain-source ON-resistance	I <sub>D</sub> = 0.5 A; T <sub>J</sub> = 25 °C		3	G	
Supply s	ection			Ċ	R	-
V <sub>DD</sub>	Voltage operating range		4.5	20	20	T
V <sub>dd_on</sub>	V <sub>dd</sub> turn on threshold	10	4.45	4.6	4.75	Ī
V <sub>dd_off</sub>	V <sub>dd</sub> turn off threshold	- Y i	4.2	4.35	4.5	Ī
V <sub>dd_hyst</sub>	Turn on - turn off threshold hysteresis	1 C	190			T
I <sub>DD</sub>	Quiescent current	V <sub>sns</sub> = 2.06 V; not switching	70		150	T
Wake-up	sensing	absu				
	Wake-up comparator voltage	$^{(1)}V_{DD}$ within supply range, T <sub>J</sub> = 25 °C	1.99	2	2.01	T
V <sub>ref</sub>	reference	$^{(1)}$ V <sub>DD</sub> within supply range	1.98	2	2.02	Ī
VR <sub>ovp</sub>	OVP comparator voltage reference	$^{(1)}V_{DD}$ within supply range	2.35	2.4	2.45	T
T <sub>pulse</sub>	Gate drive pulse width	On comparators triggering		4		Ī
	Gate drive pulse width ages in tracking.					



## 4 Application information




Figure 4. Typical application schematic including STCH01 portion



### 5 Operation

During the burst mode this device operates at the converter secondary side as the wake-up controller, in flyback-like applications using the STCH01, a primary side advanced multimode power management IC.

For the correct operation of the circuit, the secondary side of the converter has to be configured connecting the output rectifier diode with an anode connected to GND and a cathode connected to the proper secondary winding terminal of the flyback transformer, while the output filter capacitor is connected to the other terminal of the secondary winding.

In very light load or no-load conditions, when the COMP pin of the STCH01 reaches the burst mode threshold  $V_{COMPBM}$ , the primary controller stops switching, entering a very low consumption state and waiting for a wake-up signal (on the ZCD pin) from the secondary side: as a result of an operation stop, the output voltage will start decreasing due to the residual load.

The operation of the wake-up device (after start-up phase) is to detect the switching activity stop and trigger the internal wake-up comparator when the output voltage is sensed below the threshold fixed by the resistive divider connected to the sense pin  $V_{sns}$  and compared to the internal reference  $V_{ref}$ .

Referring to the block diagram in *Figure 2 on page 3*, the clock and logic block detects the switching activity stop and only after this it enables the wake-up and OVP comparators.

On the comparator triggering, the internal N-channel MOSFET is turned on for a short time  $(T_{pulse})$ , allowing a voltage pulse to be transferred from the secondary winding to the auxiliary winding, through the transformer coupling. The resulting pulse train on the ZCD pin is detected by the primary side controller that resumes the operation. The IC implements also a snooze function: after releasing the first pulse, in case no switching activity is detected within a snooze time (22 µsec. typ.), it releases a second wake-up pulse in order to increase the robustness of the communication between primary and secondary controllers.

The complementary operation of the primary and secondary ICs during very light load or noload conditions allows extremely low power consumption, making the architecture suitable for those charger applications where 5-star requirements in the no-load have to be overexceeded.

### Wake-up comparator

The wake-up threshold is set by the R1 - R2 divider and has to be selected lower than the nominal output voltage (set at the primary side, through the resistive divider connected to the ZCD pin of the STCH01), but of course above the minimum allowed value in the specification for the output.

Once chosen this threshold  $V_{o_wake}$  and the resistor R2 of the divider, the other resistor R1 can be calculated as follows:

#### **Equation 1**

$$R1 = \left(\frac{V_{o_wake}}{V_{ref}} - 1\right)R2$$



DocID026784 Rev 1

### 5.2 **OVP** comparator

During burst mode operation (when a switching operation stop is detected), the same resistive divider R1 - R2 is also used to sense an overvoltage condition: the sensed voltage  $V_{sns}$  is sent to the OVP comparator and compared to a second threshold  $VR_{ovp}$  that is set 20% higher than voltage reference  $V_{ref}$ . As a result, the OVP comparator triggers when the output voltage surpasses the value:

### Equation 2

$$V_{o_ovp} = VR_{ovp}\left(\frac{R1}{R2} + 1\right) = 1.2 \bullet V_{ref}\left(\frac{R1}{R2} + 1\right)$$


and a wake-up pulse is transferred from the secondary to auxiliary winding, where it is detected by the ZCD pin of the STCH01. Also in this case a second pulse is released, in case no switching activity is detected within a snooze time (22 µsec. typ.).



## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.

Figure 5. SOT23-6L package outline





				echanical d			
	Dimensions <sup>(1)</sup>						
Symbol		mm.		inch			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
A		0.9	1.45		0.035	0.057	
A1		0	0.1		0	0.0039	
A2		0.9	1.3		0.035	0.0512	
b		0.35	0.5		0.014	0.02	
с		0.09	0.2		0.004	0.008	
D		2.8	3.05		0.11	0.120	
E		1.5	1.75		0.059	0.0689	
е	0.95			0.037	0		
Н		2.6	3	- 21	0.102	0.118	
L		0.1	0.6	x0 `	0.004	0.024	
Θ (degrees)		0°	10°	5	0°	10°	
1. Dimensions pe			103				

Table 6 SOT23-6L package mechanical data



# 7 Revision history

Table 7.	Document	revision	history
----------	----------	----------	---------

Date	Revision	Changes
06-Aug-2014	1	Initial release.

			0	roductls
obsoleteR		005	oleter	
0	roductle			
obsolete,				



### IMPORTANT NOTICE - PLEASE READ CAREFULLY

obsolete Product(s)

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

DocID026784 Rev 1

