

## Automotive fully integrated H-bridge motor driver

#### **Features**



QFN 6x6 triple pad 26+2L

Product status link
VNH9030AQ

Pr	Product summary			
Order code	VNH9030AQTR			
Marking	VNH9030AQ			
Package	QFN 6x6 triple pad 26+2L			
Packing	Tape and reel			

Туре	R <sub>DS(on)</sub> typ.	I <sub>OUT</sub>	V <sub>CC</sub> max.
VNH9030AQ	30 mΩ (per leg)	35 A	36 V

- AEC-Q100 qualified
- 3 V CMOS compatible inputs
- Undervoltage shutdown
- Overvoltage clamp
- Thermal shutdown
- Cross-conduction protection
- Current and power limitation
- Very low standby power consumption
- Protection against loss of ground and loss of V<sub>CC</sub>
- PWM operation up to 25 kHz
- Multisense monitoring functions
  - Analog motor current feedback
  - Chip temperature monitoring
- Multisense diagnostic functions
  - Output short to ground detection
  - Thermal shutdown indication
  - OFF-state open-load detection
  - High-side power limitation indication
  - Low-side overcurrent shutdown indication
  - Output short to V<sub>CC</sub> detection
- Output protected against short to ground and short to V<sub>CC</sub>
- Standby mode
- Half bridge operation

## **Application**

Motor control automotive applications supplied by 12 V board-net



## **Description**

The VNH9030AQ is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual monolithic high-side driver and two low-side switches. All switches are designed using STMicroelectronics well known and proven proprietary VIPower technology that allows to efficiently integrate on the same die a true Power MOSFET with an intelligent signal/protection circuitry. The three dices are assembled in a QFN 6x6 triple pad 26+2L package equipped with three exposed islands for optimized dissipation performances. This package is specifically designed for the harsh automotive environment and offers improved thermal performance thanks to exposed die pads. The input signals INA and INB can directly interface the microcontroller to select the motor direction and the brake to V<sub>CC</sub> condition. Two selection pins (SEL0 and SEL1) to address the information are available on the multisense to the microcontroller. The multisense pin allows monitoring the motor current by delivering a current proportional to the motor current value and provides the diagnostic feedback and Case temperature according to the implemented truth table. The PH\_OUT pin provides feedback on the OUTA and OUTB state for safety-relevant functions. The PWM, up to 25 kHz, allows controlling the speed of the motor in all possible conditions or selecting the brake to GND condition. In all cases, a low-level state on the PWM pin turns off both the LSA and LSB switches.

DS13967 - Rev 8 page 2/39



# Block diagram and pin description

Vcc VREG Vcc clamp VREG Undervoltage CLAMP HS\_A Logic, Diagnostic, Protections HS Power Limitation Over Temperature HS Current Limit SOURCE\_HSA SOURCE\_HSB Cross Current protection Fault Detection LS over Load detection Outputs Monitoring DRAIN\_LSA DRAIN\_LSB LS\_B Tchip Monitor SEL01 SEL11 GNDB GND\_A GADG260520231127GT

Figure 1. Block diagram

Table 1. Block description

Name	Description
Logic control	Allows the turn-on and the turn-off of the high-side and the low-side switches according to the Truth table: operative condition and diagnostic.
Undervoltage	Shuts down the device for battery voltage below (4 V).
High-side and low-side driver	Drives the gate of the concerned switch to allow a proper R <sub>DS(on)</sub> for the leg of the bridge.
High-side current limitation	Limits the motor current in case of short circuit.
High-side and low-side overtemperature protection	In case of overload that increase the junction temperature, it shuts down the concerned driver to prevent degradation and to protect the die.
Low-side overcurrent detector	Detects when low-side current exceeds shutdown current and latches off the concerned low side.
Fault detection	Signalizes an abnormal condition of the switch (output shorted to ground or output shorted to battery) by feedback on the multisense.
High-side power limitation	Limits the power dissipation of the high-side driver inside safe range in case of short to ground condition.
Tchip warning	Provides a warning signal of the chip temperature by feedback on the multisense.
VREG	Internal voltage regulator that provides the supply for the gates of the low-side switches.
Output monitoring	Provides feedback of OUTA and OUTB state in ON state and OFF state.

DS13967 - Rev 8 page 3/39






Figure 2. Configuration diagram (bottom view)

GADG310320221022GT

Table 2. Pin definition and function

Pin	Symbol	Function
1, 2, 3, 4	GNDB	Source of low-side switch B.
5, 6, TAB2	DRAIN_LSB	Drain of low-side switch B.
7, 8, 9	SOURCE_HSB	Source of high-side switch B.
10, 19, TAB1	VCC	Power supply voltage.
11	INB	Counterclockwise input.
12	PH_OUT	Output of phase OUT diagnostic feedback.
13	SEL1	Address the multisense multiplexer.
14	SEL0	Address the multisense multiplexer.
15	MSense	Output of current sense and diagnostic feedback.
16	PWM	PWM input. Voltage controlled input pin with hysteresis, CMOS compatible. Gates of low-side Power MOSFETs. Active high.
17	VREG	Internal voltage regulator that provides the supply for the gates of the internal low-side switches.
18	INA	Clockwise input.
20, 21, 22	SOURCE_HSA	Source of high-side switch A.
23, 24, TAB3	DRAIN_LSA	Drain of low-side switch A.
25, 26, 27, 28	GNDA	Source of low-side switch A.

Table 3. Suggested connection for unused pin

Connection/ pin	MultiSense	NC	SOURCE_HSx	DRAIN_LSx	INx, PWM, SELx	VREG	PH_OUT
Floating	Not allowed	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	Not allowed	X <sup>(1)</sup>
To ground	Through 1 kΩ resistor	X <sup>(1)</sup>	Not allowed	X <sup>(1)</sup>	Through 15 kΩ resistor	Through 220 Ω resistor + 100 nF capacitor	X <sup>(1)</sup>

1. X: do not care.

DS13967 - Rev 8 page 4/39

GADG270620231409GT



# 2 Electrical specifications

V<sub>VCC</sub>

V<sub>VCC</sub>

V<sub>VCC</sub>

V<sub>NA</sub>

Figure 3. Current convention

## 2.1 Absolute maximum ratings

All voltages are referred to GND.

Table 4. Absolute maximum ratings

Ref	Symbol	Parameter	Value	Unit
1.1	$V_{CC}$	Supply voltage	-0.3 to 36	V
1.2	lmax.	DC output current (continuous)	Internally limited	Α
1.3	DRAIN_LSA, DRAIN_LSB, SOURCE_HSA, SOURCE_HSB	OUT clamp voltage	-0.3 to V <sub>CC</sub>	V
1.4	I <sub>R</sub>	Reverse output current (continuous) <sup>(1)</sup>		Α
1.5	IN_A, IN_B, SEL0, SEL1, PWM	Input current	-1 to 10	mA
1.6	PH_OUT	Phase out pin	7	V
		DC output current (V <sub>GND</sub> = V <sub>CC</sub> and V <sub>MSense</sub> < 0 V)	10	mA
1.7	MSense	DC output current in reverse (V <sub>CC</sub> < 0 V)	-20	mA
		DC output operating voltage (continuous)	4	V
1.8	VREG	Internal low side pre-driver regulator	-0.3 to 8.2	V
1.9	TJ	Operating junction temperature range	-40 to 150	°C
1.10	T <sub>stg</sub>	Storage temperature range	-55 to 150	°C

<sup>1.</sup> Based on the internal wires capability.

DS13967 - Rev 8 page 5/39



## 2.2 ESD protections

**Table 5. ESD protections** 

Symbol unit	Parameter	Value	Unit
Flootrostatio discharge (Human hadu madel D = 4.5 kO C = 400 aF)	INA, INB, PWM, Multisense, SEL0, SEL1, VREG, PH_OUT	2	14.7
Electrostatic discharge (Human body model: R = 1.5 k $\Omega$ ; C = 100 pF)	V <sub>CC</sub> , DRAIN_LSA, DRAIN_LSB, SOURCE_HSA, SOURCE_HSB	4	kV

## 2.3 Thermal data

Table 6. Thermal data

Symbol	Parameter	Max. value	Unit
R <sub>thJB</sub>	Thermal resistance, junction-to-board (measured on 6L PCB)	8.3	°C/W
R <sub>thJA</sub>	Thermal resistance, junction-to-ambient	See Table 17	°C/W

## 2.4 Electrical characteristics

Table 7. Supply and supply monitoring

Ref.	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
			LSA = OUTA, SOURCE_HSB shorted to DRAIN_I -40 °C < T <sub>J</sub> < 150 °C, unless otherwise specified	LSB = OUT	ГВ,		
2.1	$V_{CC}$	Operating supply voltage		4		28	V
2.2			Standby: INA = INB = PWM = 0, SEL0,1 = 0, $T_J$ = 25 °C, $V_{CC}$ = 13 V			1	μA
2.3			Standby: INA = INB = PWM = 0, SEL0,1 = 0, $T_J$ = 125 °C, $V_{CC}$ = 13 $V$			3	μА
2.4	Is	S Supply current	Off-state (no standby): INA = INB = PWM = 0, $V_{CC}$ = 13 V, SEL0 = SEL1 = 5 V, $T_J$ = 125 °C			3	mA
2.5			On-state: INA or INB = 5 V , PWM = 5 V, no load $V_{CC}$ = 13 V			3	mA
2.6	t <sub>D_STBY</sub>	Standby mode blanking time	$V_{CC}$ = 13 V, INA = INB = PWM = 0 V, SEL1 or SEL0 from 0 V to 5 V		300	500	μs
2.7			I <sub>OUTx</sub> = 5 A, T <sub>J</sub> = 25 °C		16		
2.8	R <sub>ONHS</sub>	R <sub>ONHS</sub> Static high-side resistance	I <sub>OUTx</sub> = 5 A, T <sub>J</sub> = -40 °C to 150 °C			33	mΩ
2.9			V <sub>CC</sub> = 4 V, I <sub>OUT</sub> = 5 A, T <sub>J</sub> = 25 °C		18		
2.10	D	Ctatic law side registance	$I_{OUTx} = 5 \text{ A}, V_{CC} \ge 10 \text{ V}, T_{J} = 25 \text{ °C}$		13		m0
2.11	R <sub>ONLS</sub>	Static low-side resistance	I <sub>OUTx</sub> = 5 A, V <sub>CC</sub> ≥ 10 V,			25	mΩ

DS13967 - Rev 8 page 6/39



Ref.	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
	R <sub>ONLS</sub>	Static low-side resistance	T <sub>J</sub> = - 40 °C to 150 °C				mΩ
2.12	NONLS	Static low-side resistance	V <sub>CC</sub> = 4 V, I <sub>OUT</sub> = 5 A, T <sub>J</sub> = 25 °C		23		11122
2.13	$V_{f}$	High-side free-wheeling diode forward voltage	I <sub>OUTx</sub> = -5 A, T <sub>J</sub> = 150 °C			0.7	V
			T <sub>J</sub> = 25 °C, V <sub>CC</sub> = 13 V,				
2.14			SEL0 = SEL1 = 0			1	μA
	l	I <sub>L(off)</sub> Standby output current of one leg	INA = INB = PWM = 0, V <sub>OUTx</sub> = 0				
	'L(off)		T <sub>J</sub> = 125 °C, V <sub>CC</sub> = 13V,				
2.15			SEL0 = SEL1 = 0,			3	μA
			INA = INB = PWM = 0, V <sub>OUTx</sub> = 0				

Table 8. Logic inputs (INA, INB, PWM, SEL0, SEL1)

Ref.	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit			
	SOURCE_HSA shorted to DRAIN_LSA = OUTA, SOURCE_HSB shorted to DRAIN_LSB = OUTB, $V_{CC}$ = 7 V up to 28 V, -40 °C < T <sub>J</sub> < 150 °C, unless otherwise specified									
3.1	$V_{IL}$	Input low level voltage				0.9	V			
3.2	V <sub>IH</sub>	Input high level voltage		2.1			V			
3.3	V <sub>IHYST</sub>	Input hysteresis voltage		0.2			V			
3.4	V	Innut alarm valtage (average CELA)	I <sub>IN</sub> = 1 mA	6		8.5	V			
3.5	$V_{ICL}$	Input clamp voltage (except SEL1)	I <sub>IN</sub> = -1 mA		-0.7		V			
3.6	I <sub>INH</sub>	Input current	V <sub>IN</sub> = 2.1 V			10	μA			
3.7	I <sub>INL</sub>	Input current	V <sub>IN</sub> = 0.9 V	1			μA			
	SEL1 (V <sub>CC</sub> = 7 V up to 18 V), -40 °C < T <sub>J</sub> < 150 °C									
3.8	V	leavet along well-no OFI 4	I <sub>SEL</sub> = 1 mA	9		12	.,			
3.9	V <sub>SELCL</sub>	Input clamp voltage SEL1	I <sub>SEL</sub> = -1 mA		-0.7		V			

Table 9. Logic outputs (PH\_OUT) open drain output

Ref.	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit		
	SOURCE_HSA shorted to DRAIN_LSA = OUTA, SOURCE_HSB shorted to DRAIN_LSB = OUTB, $V_{CC}$ = 7 V up to 18 V, -40 °C < T <sub>J</sub> < 150 °C, $R_{Pup}$ = 10 k $\Omega$ , unless otherwise specified								
4.1	$V_{OL\_PH}$	Output low level voltage	$R_{Pup} = 10 \text{ k}\Omega$			0.4	V		
4.2	tDELAYr	Phase out delay time on rising OUT	From 90% of OUTx to 90% of PH_OUT  INA = INB= PWM = 0V, Voutx = 4V, SEL0 = High , SEL1=Low (Sel0 = Low, SEL1 = High) (see Figure 12)			1.5	μs		
4.3	t <sub>DELAYf</sub>	Phase out delay time on falling OUT	From 10% of OUTx to 10% of PH_OUT  INA = INB= PWM = 0V, Voutx = 4V, SEL0 = High , SEL1=Low (Sel0 = Low, SEL1 = High)  (see Figure 12)			1.5	μs		
4.4	t <sub>DELAY2</sub>	Phase out delay time from SELx to OUTPUT	SEL <sub>0</sub> = from 0 to 1 or from 1 to 0, up to 90% or 10% respectively (see Figure 13)			1.5	μs		

DS13967 - Rev 8 page 7/39



## Table 10. Switching

Ref.	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit			
	SOURCE_HSA shorted to DRAIN_LSA = OUTA, SOURCE_HSB shorted to DRAIN_LSB = OUTB, $V_{CC}$ = 13 V, $R_{LOAD}$ = 2.6 $\Omega$ , -40 °C < $T_J$ < 150 °C, unless otherwise specified									
5.1	f	PWM frequency				25	kHz			
5.2	t <sub>on</sub>	Turn-on time	PWM = 0 V, SELx = 5 V (no standby),  INx from 0 to 5 V, V <sub>OUTx</sub> to 90% of V <sub>CC</sub> (see Figure 7)		57	110	μѕ			
5.3	t <sub>off</sub>	Turn-off time	PWM = 0 V, SELx = 5 V (no standby),  INx from 5 V to 0 V, V <sub>OUTx</sub> to 10% of V <sub>CC</sub> (see Figure 7)		38	110	μs			
5.4	t <sub>r</sub>	Rise time	INx = SELx = 5 V (no standby), PWM from 5V to 0V, V <sub>OUTx</sub> from 10% to 80%			0.9	μs			
5.5	t <sub>f</sub>	Fall time	INx = SELx = 5 V (no standby), PWM from 0V to 5V, V <sub>OUTx</sub> from 90% to 20%			0.8	μs			
5.6	t <sub>cross</sub>	Low-side turn-on delay time	(see Figure 8)	40		300	μs			

Table 11. Protections and diagnostics

Ref.	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
			= OUTA, SOURCE_HSB shorted to DRAIN_LS < T <sub>J</sub> < 150 °C unless otherwise specified	B = OU	гв,		
6.1	V <sub>USD</sub>	Undervoltage shutdown	V <sub>CC</sub> falling			4	V
6.2	V <sub>USDreset</sub>	Undervoltage shutdown	V <sub>CC</sub> rising			5	V
6.3	V <sub>USDhyst</sub>	Undervoltage shutdown hysteresis			0.3		V
6.4			V <sub>CC</sub> = 13 V	35		70	Α
6.5	I <sub>LIM_HSD</sub>	High-side current limitation	4 V < V <sub>CC</sub> < 18 V			70	Α
6.6	I <sub>SD_LSD</sub>	Shutdown LS current		42		84	Α
6.7	t <sub>SD_LSD</sub>	Low-side shutdown time	INA = INB = 0, PWM = 5 V, I <sub>OUT</sub> = I <sub>SD_LSD</sub> (see Figure 9)		2		μs
6.8	V <sub>CL_HSD</sub>	High-side clamp voltage (V <sub>CC</sub> to V <sub>OUTx</sub> = 0 V)	I <sub>OUT</sub> = 100 mA, t <sub>clamp</sub> = 1 ms, I <sub>clamp</sub> = 100 mA	36	38	45	V
6.9	V <sub>CL_LSD</sub>	Low-side clamp voltage (V <sub>OUTx</sub> = V <sub>CC</sub> to GND)	I <sub>OUT</sub> = 100 mA, t <sub>clamp</sub> = 1 ms, I <sub>clamp</sub> = 100 mA	36	38	45	V
6.10	V <sub>CL</sub>	Total clamp voltage from V <sub>CC</sub> to GND	$I_{OUT}$ = 100 mA, $t_{clamp}$ = 1 ms, $I_{clamp}$ = 100 mA	36	38	45	V
6.11	T <sub>TSD</sub>	High-side and low-side thermal shutdown temperature		150	175	200	°C
6.12	T <sub>TR</sub>	Thermal reset temperature		135			°C
6.13	T <sub>HYST</sub>	Thermal hysteresis (T <sub>TSD</sub> - T <sub>TR</sub> )			7		°C
6.14	$\Delta T_{J\_SD}$	Dynamic temperature			70		°C
6.15	V <sub>OL</sub>	OFF-state open-load voltage detection threshold	INA = INB = 0, PWM = 0 $V_{SEL0} = 5 \text{ V}$ , $V_{SEL1} = 0 \text{ V}$ for CHA, $V_{SEL0} = 0 \text{ V}$ , $V_{SEL1} = 5 \text{ V}$ for CHB	2	3	4	V
6.16	I <sub>L(off2)</sub>	OFF-state output sink current	INA = INB = 0, V <sub>OUTx</sub> = V <sub>OL</sub> , PWM = 0,	-100		-10	μA

DS13967 - Rev 8 page 8/39



Ref.	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
			SEL0 = 1, SEL1 = 0 for CHA,				
			SEL0 = 0, SEL1 = 1 for CHB				
			INA = 5 V to 0 V, INB = 0, PWM = 0,				
6.17	t <sub>DSTKON</sub>	OFF-state diagnostic delay time from falling edge of INPUT	V <sub>SEL0</sub> = 5 V, V <sub>SEL1</sub> = 0 V, I <sub>OUTA</sub> = 0 A,	40	160	300	μs
		Tulling dage of hit of	V <sub>OUTA</sub> = 4 V (see Figure 5)				
			INA = INB = 0, PWM = 0, V <sub>OUTx</sub> = 0 V to 4 V,				
6.10	t	OFF-state diagnostic delay time from	SEL0 = 1, SEL1 = 0 for CHA,		1.2	10	
6.18	t <sub>D_VOL</sub>	rising edge of V <sub>OUT</sub>	SEL0 = 0, SEL1 = 1 for CHB		1.2	10	μs
			(see Figure 14)				
			V <sub>INx</sub> = 5 V to 0 V (on HSDx fault) or				
6.19	t <sub>Latch_RST</sub>	Minimum input reset time	V <sub>INx</sub> = 0 V to 5 V (on LSDx Fault) (see Figure 10)	15			μs

Table 12. Multisense

Ref.	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
·	;		A = OUTA, SOURCE_HSB shorted to DRA	IN_LSB = (	OUTB,		
		7 V < V	<sub>CC</sub> < 18 V, -40 °C < T <sub>J</sub> < 150 °C				
7.1	V <sub>MSense CL</sub>	Multisense clamp voltage	SEL0 = SEL1 = 0, I <sub>SENSE</sub> = -1 mA		7		V
			SEL0 = SEL1 = 0, I <sub>SENSE</sub> = 1 mA	-9	-8	-7	
7.2	K <sub>OL</sub>	I <sub>OUT</sub> /I <sub>MSense</sub>	$I_{OUTx} = 0.05 A$ , $V_{MSense} = 0.5 V$	7800	12000	16200	
7.3	K <sub>0</sub>	I <sub>OUT</sub> /I <sub>MSense</sub>	$I_{OUTx} = 0.3 A$ , $V_{MSense} = 0.5 V$	9000	12000	15000	
7.4	K <sub>1</sub>	I <sub>OUT</sub> /I <sub>MSense</sub>	I <sub>OUTx</sub> = 1 A, V <sub>MSense</sub> = 3.5 V	10200	12000	13800	
7.5	K <sub>2</sub>	I <sub>OUT</sub> /I <sub>MSense</sub>	I <sub>OUTx</sub> = 5 A, V <sub>MSense</sub> = 4 V	11160	12000	12840	
7.6	K <sub>3</sub>	I <sub>OUT</sub> /I <sub>MSense</sub>	I <sub>OUTx</sub> = 10 A, V <sub>MSense</sub> = 3.5 V	11160	12000	12840	
7.7	dK <sub>OL</sub> /K <sub>OL</sub>	Analog sense current drift	I <sub>OUTx</sub> = 0.05 A, V <sub>MSense</sub> = 0.5 V	-30%		30%	
7.8	dK <sub>0</sub> /K <sub>0</sub>	Analog sense current drift	I <sub>OUTx</sub> = 0.3 A, V <sub>MSense</sub> = 0.5 V	-25%		25%	
7.9	dK <sub>1</sub> /K <sub>1</sub>	Analog sense current drift	I <sub>OUTx</sub> = 1 A, V <sub>MSense</sub> = 3.5 V	-10%		10%	
7.10	dK <sub>2</sub> /K <sub>2</sub>	Analog sense current drift	I <sub>OUTx</sub> = 5 A, V <sub>MSense</sub> = 3.5 V	-6%		6%	
7.11	dK <sub>3</sub> /K <sub>3</sub>	Analog sense current drift	I <sub>OUTx</sub> = 10 A, V <sub>MSense</sub> = 3.5 V	-5%		5%	
			INA = INB = PWM = 0 V,				
7.12			SEL0 = SEL1 = 0 V,			0.5	μA
			standby				
7.40			INA = INB = 5 V, PWM = 0 V,			_	
7.13			legX diagnostic selected, I <sub>OUTx</sub> = 0 A			5	μA
	Msense0	Multisense leakage current	PWM = 0 V, HSx OFF,				
			legX diagnostic selected:				
7.14	14		• SEL0 = 5 V, SEL1 = 0 V, INA = 0 V, INB = 5 V, I <sub>OUTB</sub> = 5 A,			5	μA
			• SEL0 = 0 V, SEL1 = 5 V, INB = 0 V, INA = 5 V, I <sub>OUTA</sub> = 5 A				
7.15	V <sub>SENSEH</sub>	Multisense output voltage in fault condition	9 V < V <sub>CC</sub> < 18 V, R <sub>SENSE</sub> = 0.7 kΩ, V <sub>OUT</sub> = 4 V	5		7.5	V

DS13967 - Rev 8 page 9/39



Ref.	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.16	V <sub>OUT_MSD</sub> <sup>(1)</sup>	Output voltage for Multisense shutdown	INA = SEL0 = 5V, INB = SEL1 = 0 V, $R_{SENSE}$ = 2.7 k $\Omega$ , $I_{OUTx}$ = 5 A		5		V
			V <sub>CC</sub> = 7 V, SEL0 = INA = 5 V,				
7.17	V <sub>SENSE_SAT</sub>	Multisense saturation voltage	INB = SEL1 = 0 V, $R_{SENSE}$ = 10 k $\Omega$ ,	4.8			V
			I <sub>OUTA</sub> = 10 A, T <sub>J</sub> = -40 °C				
			V <sub>CC</sub> = 7 V, V <sub>MSense</sub> = 3.5 V,				
7.18	I <sub>SENSE_SAT</sub> (1)	Multisense saturation current	SEL0 = 5V, INA = 5 V,	2			mA
			INB = SEL1 = 0 V, T <sub>J</sub> = 150 °C				
			V <sub>CC</sub> = 7 V, V <sub>MSense</sub> = 3.5 V,				
7.19	I <sub>OUT_SAT</sub> <sup>(1)</sup>	Output saturation current	INA = SEL0 = 5 V,	20			Α
			INB = SEL1 = 0 V, T <sub>J</sub> = 150 °C				
7.20	I <sub>SENSEH</sub>	Multisense current in fault condition	9 V < V <sub>CC</sub> < 18 V, V <sub>MSense</sub> = 5 V, Multisense in fault condition	7		12	mA
		Chip tem	perature analog warning				
	_		SEL1 = SEL0 = 5 V,				
7.21	T <sub>CASE_Warning</sub>	Multisense = V <sub>SENSEH</sub>	Multisense = V <sub>SENSEH</sub>		140		°C
		Multisense timings (mul	tiplexer transition times), R <sub>SENSE</sub> = 1 kΩ	!			
			INA = INB = 5 V,				
			PWM = 0 V,				
7.22		Multisense transition delay from legA to	SEL0 = 5 V to 0 V,			20	μs
	_	legB	SEL1 = 0 V to 5 V,				
			I <sub>OUTA</sub> = 200 mA, I <sub>OUTB</sub> = 6 A				
			INA = INB = 5 V,				
			PWM = 0 V,				
7.23	t <sub>D_BtoA</sub>	Multisense transition delay from legB to legA	SEL0 = 0 V to 5 V,			20	μs
		log, t	SEL1 = 5 V to 0 V,				
			I <sub>OUTB</sub> = 200 mA, I <sub>OUTA</sub> = 6 A				
		Multisense ti	mings (Current sense mode)				
			$V_{INA} = V_{PWM} = 5 \text{ V}, V_{INB} = 0 \text{ V},$				
7.24	t <sub>DSENSE1H</sub>	Current sense settling time from rising edge of V <sub>SELx</sub>	$V_{SEL0}$ = 0 V to 5 V, $R_{SENSE}$ = 0.7 k $\Omega$ ,			60	μs
		ouge of TSELX	$R_L = 2.6 \Omega, V_{SEL1} = 0 V$				
			V <sub>INA</sub> = V <sub>PWM</sub> =5 V, V <sub>INB</sub> = 0 V,				
7.25	t <sub>DSENSE1L</sub>	Current sense disable time from falling	$V_{SEL0} = 5 \text{ V to 0 V}, R_{SENSE} = 0.7 \text{ k}\Omega,$			20	μs
		edge of V <sub>SELx</sub>	R <sub>L</sub> = 2.6 Ω, V <sub>SEL1</sub> = 0 V				
			V <sub>SEL0</sub> = V <sub>PWM</sub> =5 V, V <sub>INB</sub> = 0 V,				
7.26	t <sub>DSENSE2H</sub>	Current sense settling time from rising	$V_{\text{SEL1}} = 0 \text{ V}, V_{\text{INA}} = 0 \text{ V to 5 V},$			150	μs
1.20	POENSEZE	edge of V <sub>INx</sub>	$R_{SENSE} = 0.7 \text{ k}\Omega, R_L = 2.6 \Omega$			100	μο
			$V_{SEL0} = V_{PWM} = 5 \text{ V}, V_{INB} = 0 \text{ V},$				
7 07	<b>t</b>	Current sense disabling time from	$V_{\text{SEL}0} = V_{\text{PWM}} = 5 \text{ V}, V_{\text{INB}} = 0 \text{ V},$ $V_{\text{SEL}1} = 0 \text{ V}, V_{\text{INA}} = 5 \text{ V to } 0 \text{ V},$			200	
7.27	<sup>t</sup> DSENSE2L	falling edge of V <sub>INx</sub>				20	μs
			$R_{SENSE} = 0.7 \text{ k}\Omega, R_L = 2.6 \Omega$				

<sup>1.</sup> Parameter specified by design and evaluated by characterization, not tested in production.

DS13967 - Rev 8 page 10/39

INA





Figure 4. Current sense timings (current sense mode)

GADG2702181020GT

Figure 5. t<sub>DSTKON</sub>



DS13967 - Rev 8 page 11/39

Vouta, B • 90%


20%

10%

Figure 6. Definition of the low-side switching times

GADG050420221513GT





GADG050420221543GT

DS13967 - Rev 8 page 12/39






Figure 8. Low-side turn-on delay time

GAPG0209141411RI




Figure 9. Time to shutdown for the low-side driver

GADG030520221147GT

DS13967 - Rev 8 page 13/39

Fault HSA

Multisense

Vsenseh

Fault cleaning

TLatch\_RST\_HSD

Vsense\_NOM

Figure 10. Input reset time for HSD-fault unlatch

GAPG2810151219CFT





Figure 11. Input reset time for LSD-fault unlatch

GAPG2810151222CFT


DS13967 - Rev 8 page 14/39

Figure 12. PH\_OUT delay time on out switch



GADG260520231450GT

Figure 13. PH\_OUT delay time on SELx change



GADG060420221127GT

DS13967 - Rev 8 page 15/39






Figure 14. OFF-state diagnostic delay time from rising edge of  $V_{OUT}$  ( $t_{D\_VOL}$ )

GAPG2810151228CFT

Table 13. Truth table: operative condition and diagnostic

SEL0	SEL1	INA	INB	PWM	HB status	PH_OUT	Multisense	Diagnostic multisense = V <sub>SENSEH</sub>	Comments
		1	0	1	Clock	MONITOR A	Current sense ON HSA	ON state HSA protection triggered, HSA latched off	
		0	1	1	Counterclock	MONITOR A	HIZ	ON state LSA protection triggered, LSA latched off	
		1	1	0	BRAKE VCC	MONITOR A	Current sense ON HSA	ON state HSA protection triggered, HSA latched off	
1	0	0	0	1	BRAKE GND	MONITOR A	HIZ	ON state LSA protection triggered, LSA latched off	
1	0	1	0	0	HSA ON	MONITOR A	Current sense ON HSA	ON state HSA protection triggered, HSA latched off	
		0	1	0	HSB ON	MONITOR A	HIZ		
		0	0	0	OFF	MONITOR A	HIZ	V <sub>OUTA</sub> > V <sub>OL</sub> : NO open- load in full bridge configuration, OUTA shorted to VCC in half bridge configuration	Pull up on OUTB - diagnostic in off state
		1	1	1	BRAKE VCC	MONITOR A	Current sense ON HSA	ON state HSA protection triggered, HSA latched off	
		1	0	1	Clock	MONITOR B	HIZ	ON state LSB protection triggered, LSB latched off	
0	1	0	1	1	Counterclock	MONITOR B	Current sense ON HSB	ON state HSB protection triggered, HSB latched off	
		1	1	0	BRAKE VCC	MONITOR B	Current sense ON HSB	ON state HSB protection triggered, HSB latched off	

DS13967 - Rev 8 page 16/39



SEL0	SEL1	INA	INB	PWM	HB status	PH_OUT	Multisense	Diagnostic multisense = V <sub>SENSEH</sub>	Comments
		0	0	1	LSB ON/ LSA OFF	MONITOR B	HIZ	ON state LSB protection triggered, LSB latched off	Half bridge on LSB - Pull up on OUTB
		1	0	0	HSA ON	MONITOR B	HIZ		
0	1	0	1	0	HSB ON	MONITOR B	Current sense ON HSB	ON state HSB protection triggered, HSB latched off	
0	l	0	0	0	OFF	MONITOR B	HIZ	V <sub>OUTB</sub> > V <sub>OL</sub> : NO open- load in full bridge configuration, OUTB shorted to VCC in half bridge configuration	Pull up on OUTA - diagnostic in off state
		1	1	1	BRAKE VCC	MONITOR B	Current sense ON HSB	ON state HSB protection triggered, HSB latched off	
		1	0	1	Clock	MONITOR A	HIZ	TCHIP WARNING	
		0	1	1	Counterclock	MONITOR A	HIZ	TCHIP WARNING	
		1	1	0	BRAKE VCC	MONITOR A	HIZ	TCHIP WARNING	
		0	0	1	LSA ON/LSB OFF	MONITOR A	HIZ	ON state protection triggered, LSA latched off	Half bridge on LSA - Pull up on OUTA
1	1	1	0	0	HSA ON	MONITOR A	HIZ	TCHIP WARNING	
		0	1	0	HSB ON	MONITOR A	HIZ	TCHIP WARNING	
		0	0	0	OFF	MONITOR A	HIZ	Full bridge configuration: OUTA shorted to VCC, VOUTA > VOL	
		1	1	1	BRAKE VCC	MONITOR A	HIZ	TCHIP WARNING	
		1	0	1	Clock	MONITOR B	HIZ		
		0	1	1	Counterclock	MONITOR B	HIZ		
		1	1	0	BRAKE VCC	MONITOR B	HIZ		
0	0	0	0	1	BRAKE GND	MONITOR B	HIZ	ON state LSB protection triggered, LSB latched off	
		1	0	0	HSA ON	MONITOR B	HIZ		
		0	1	0	HSB ON	MONITOR B	HIZ		
		0	0	0	STAND BY	HIZ	HIZ		
		1	1	1	BRAKE VCC	MONITOR B	HIZ		


Note:

- 1. SOURCE\_HSA shorted to DRAIN\_LSA = OUTA, SOURCE\_HSB shorted to DRAIN\_LSB = OUTB.
- 2. In brake to GND condition (INA = INB = L, PWM = H) settling the pin SEL1 = 1 AND SEL0 = 0 or SEL1 = 1 AND SEL0 = 1 it is possible to keep one leg in high-Z for half bridge configuration and diagnostic.
- 3. When INA = INB = PWM = SEL0 = SEL1 = 0 the device enters in standby after  $T_{DSTBY}$ .

DS13967 - Rev 8 page 17/39



Figure 15. State diagram



GADG060420220825GT

DS13967 - Rev 8 page 18/39



### 3 Protections

### 3.1 Power limitation (high-side driver)

The power limitation protection consists of an indirect measurement of the junction temperature swing  $\Delta T_J$  through the direct measurement of the spatial temperature gradient on the device surface. As soon as  $\Delta T_J$  exceeds the safety level of  $\Delta T_{J\_SD}$ , the Power MOSFET output is automatically shut off. The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue. When power limitation is reached, the device enters in latch mode and generates the fault flag on multisense =  $V_{senseH}$  when the faulty leg diagnostic is selected (please refer to the Truth table: operative condition and diagnostic). The concerned high-side can be switched ON again by applying the reset pulse as described in Figure 10.

#### 3.2 Thermal shutdown (high-side and low-side)

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175 °C), it automatically switches off and the diagnostic indication is triggered on Multisense (please refer to the Truth table: operative condition and diagnostic). The device can switch on again as soon as: T<sub>J</sub> drops below thermal reset temperature, then by applying the reset pulse as described in Figure 10 or Figure 11.

#### 3.3 Current limitation and overcurrent detector

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (for example bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow.

High side current limitation: in case of short-circuit, overload or during load power-up, the output current is clamped to a safety level, I<sub>LIM</sub> HSD, by operating the output Power MOSFET in the active region.

Low side overcurrent detector: this protection senses the current flowing in the low side. If the current exceeds a safety level I<sub>SD LS</sub>, the device switches off after a filtering time t<sub>SD LSD</sub>.

In the case of fault conditions caused by power limitation or overtemperature or open load/short to VCC in OFF state, the fault is indicated by the Multisense pin being internally switched to a "current limited" voltage source pulled to level V<sub>SENSEH</sub> (please refer to the Truth table: operative condition and diagnostic).

DS13967 - Rev 8 page 19/39



# 4 Typical application schematic

VBAT HS\_A HS\_B Logic, Diagnostic, OUT\_B SOURCE\_HSE **Protections** LS\_B DRAIN\_LSA\_ DRAIN\_LSB GNDA GNDB μC VDD **VBAT** 

Figure 16. Typical application schematic

GADG270620231443GT

Table 14. Suggested external components

Component	Value
C1 (V <sub>CC</sub> )	100 nF
C2 (V <sub>CC</sub> )	470 μF
R <sub>Reg</sub>	220 Ω
C <sub>Reg</sub>	100 nF
R <sub>Prot</sub>	1.5 kΩ
R1	10 kΩ
R <sub>Sense</sub>	0.7 kΩ
C <sub>Sense</sub>	10 nF
$R_{Pup}$	10 kΩ

DS13967 - Rev 8 page 20/39



## 5 Multisense operation

### 5.1 Multisense analog current monitoring

Diagnostic information on device and load status is provided by an analog output pin (Multisense) delivering the current mirror of high-side output current.

The signal is routed through an analog multiplexer, which is configured and controlled by means of SELx pins, according to the address map in Multisense multiplexer addressing table.

#### 5.1.1 Current sense signal generation principle




Figure 17. Current sense block diagram

#### **Current sense**

The output is capable of providing:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to a known ratio named K
- Diagnostics flag in fault conditions delivering a current I<sub>SENSEH</sub> converted into a voltage (V<sub>SENSEH</sub>) by using an external sense resistor

The current delivered by the current sense circuit,  $I_{SENSE}$ , can be easily converted into a voltage  $V_{SENSE}$  by using an external sense resistor,  $R_{SENSE}$ , allowing continuous load monitoring and abnormal condition detection.

#### Normal operation (channel ON, no fault)

While the device is operating in normal conditions (no fault intervention), V<sub>SENSE</sub> calculation can be done using simple equations.

Current provided by MultiSense output: I<sub>SENSE</sub> = I<sub>OUT</sub>/K

Voltage on R<sub>SENSE</sub>: V<sub>SENSE</sub> = R<sub>SENSE</sub> · I<sub>SENSE</sub> = R<sub>SENSE</sub> · I<sub>OUT</sub>/K

#### Where:

- V<sub>SENSE</sub> is the voltage measurable on the R<sub>SENSE</sub> resistor
- I<sub>SENSE</sub> is the current provided from current sense pin in current output mode
- I<sub>OUT</sub> is the current flowing through output

DS13967 - Rev 8 page 21/39



K factor represents the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric
factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying
the ratio between I<sub>OUT</sub> and I<sub>SENSE</sub>.

#### **Current sense voltage saturation**

In current sense mode the multisense pin has an intrinsic voltage dynamic range that depends on  $V_{CC}$  battery voltage. When the MSense pin exceeds the  $V_{SENSE\_SAT}$  value, the current sense loses its linear behavior and saturates. At  $V_{CC}$  = 13 V,  $V_{SENSE\_SAT}$  value is typically ~7.5 V, while the minimum  $V_{SENSE\_SAT\_MIN}$  = 4.8 V is at  $V_{CC}$  = 7 V and  $T_{J}$  = -40 °C.

A proper dimensioning of  $R_{SENSE}$  value can ensure current sense linearity over the load current range. The Figure 18 shows the  $V_{SENSE}$  behavior for several values of  $R_{SENSE}$ :




Figure 18. V<sub>SENSE</sub> vs I<sub>LOAD</sub> at V<sub>CC</sub> = 13 V

GADG191020231549GT

### 5.2 Multisense diagnostics flag in fault conditions

Selecting multisense output as per Table 13, MSense pin delivers a current I<sub>SENSEH</sub> converted to a voltage (V<sub>SENSEH</sub>) by using an external sense resistor:

- Fault condition on **activated high-side** (in ON state) triggered by power limitation, overtemperature protection, where multisense output is selected as per Table 13 to high-side in fault state.
- Fault condition on activated low-side (in ON state) triggered by overcurrent shutdown, overtemperature
  protection, where Multisense output is selected as per Table 13 to the same leg (of high-side) where lowside is in fault state.
- Short circuit to VCC on OUT in OFF state (INA = INB = PWM = 0).
- T<sub>CASE</sub> warning: when T<sub>chip</sub> exceeds T<sub>CASE</sub> Warning</sub> (typ. 140 °C).

### 5.3 Diagnostic in off-state

The diagnostic in off-state operates when output is deactivated (it means INA = INB = PWM = 0). The detection is performed by reading the multi sense output (V<sub>SENSEH</sub> or HIZ) and also checking the PH\_OUT status pin.The output to be monitored and internal pull-up are selectively switched through SEL0 and SEL1 as per Table 13.

Pulling output voltage above the maximum open-load detection voltage (VOL MAX) allows to detect short to VCC or open-load conditions before starting the motor.

DS13967 - Rev 8 page 22/39



# 6 VREG and Driver\_LS block

The VREG pin is the output of an internal low drop voltage regulator. The VREG block is designed to power the driver of LS Power MOSFET and it allows a proper MOSFET transition.

An external capacitor  $C_{REG}$  = 100 nF and series resistor  $R_{REG}$  = 220  $\Omega$  must be connected to the pin VREG that is needed to properly polarize the circuit (see Figure 16). The VREG output voltage is VREG = 7 V if VBAT > 7 V, while VREG = VBAT if VBAT < 7 V.

DS13967 - Rev 8 page 23/39



## 7 Output monitoring

The device features the possibility to provide a digital signal through the PH\_OUT pin to let an external microcontroller the read of the OUT phase according to the Table 13. Truth table: operative condition and diagnostic.

It allows the system to detect if a single Power MOSFET remains permanently ON or OFF independently from input state in both ON state and OFF state. The microcontroller selecting the input SEL0 and SEL1 according to the Table 13 checks that the output state is consistent with input logic (INA, INB, and PWM) and provides the reaction of unwanted motor activation. The detection of phase readout requires the internal pull-up and pull-down resistor RPU connecting the output (refer to the Table 13).

- During clockwise and counterclockwise motor activations, external R<sub>PULL UP</sub> is not needed.
- During brake to VBAT, the microcontroller alternatively switches off one of the two high-side blocks and thanks to the embedded pull-down resistor the microcontroller can detect if the related high side is failing short through the PH\_OUT pin.
- During brake to GND, the microcontroller alternatively switches off one of the two low-side blocks and thanks to the embedded pull-up the microcontroller can detect if the related low side is failing short through the PH OUT pin.

Note:

In brake to GND condition (INA = INB = L, PWM = H) settling the pins SEL1 and SEL0 according to Truth table: operative condition and diagnostic it is possible to keep one leg in high-Z to use the device in full half bridge operation.

DS13967 - Rev 8 page 24/39



# 8 MCU I/Os protection

If a ground protection network is used and negative transients are present on the VCC line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line both to prevent the microcontroller I/O pins from latching-up and to protect the inputs.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

DS13967 - Rev 8 page 25/39



## 9 Immunity against transient electrical

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the VCC pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010. The related function performance status classification is shown in Table 15. Test pulses are applied directly to DUT (device under test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the current device only, with external components as shown in Figure 16. Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Table 15. ISO 7637-2 – electrical transient conduction along supply line

Test pulse		y level with status formance status	Minimum number of	Burst pulse repe	Pulse duration and pulse			
2011 (E)	Level	Level Us <sup>(1)</sup>		Min.	Max.	generator internal impedence		
1	III	-112 V	500 pulses	0.5 s		2 ms, 10 Ω		
2a	Ш	+55 V	500 pulses	0.2 s	5 s	50 μs, 2 Ω		
3a	IV	-220 V	1 h	90 ms	100 ms	0.1 μs, 50 Ω		
3b	IV	+150 V	1 h	90 ms	100 ms	0.1 μs, 50 Ω		
4 <sup>(2)</sup>	IV	-7 V	1 pulse			100 ms, 0.01 Ω		
	Load dump according to ISO 16750-2: 2010							
Test B <sup>(3)</sup>		35 V	5 pulses	1 min.		400 ms, 2 Ω		

<sup>1.</sup> US is the peak amplitude as defined for each test pulse in ISO 7637-2: 2011 (E), chapter 5.6.

DS13967 - Rev 8 page 26/39

<sup>2.</sup> Test pulse from ISO 7637-2: 2004 (E).

<sup>3.</sup> With 35 V external suppressor referred to ground (-40 °C <  $T_J$  < 150 °C).



# 10 Package and PCB thermal data

## 10.1 QFN 6x6 triple pad 26+2L PCB layout

Figure 19. QFN 6x6 26+2L PCB 8 cm<sup>2</sup>







Figure 20. QFN 6x6 26+2L PCB 6 layers










95% area of Cu on mid4 layer Electrical connection to LsA and LsB







DS13967 - Rev 8 page 27/39



Table 1	16. PCI	3 pro	perties
---------	---------	-------	---------

Dimension	Value		
Board	Double layer and six layers		
Board finish thickness	1.6 mm ±10%		
Board dimension	78 mm x 86 mm		
Board material	FR4		
Cu thickness (outer layers)	0.070 mm		
Cu thickness (inner layers)	0.035 mm		
Thermal vias spaced on a	1.2 mm x 1.2 mm grid.		
Vias pad clearance thickness	0.2 mm		
Thermal vias diameter	0.3 mm ±0.08 mm		
Cu thickness on vias	0.025 mm		

Figure 21. Chipset configuration




Table 17. RthJ-Amb vs Cu area dissipation

Thermal resistance (°C/W)	Cu 8 cm <sup>2</sup>	6L
R <sub>thA</sub>	42.2	24.3
R <sub>thB</sub> = R <sub>thC</sub>	49.4	28.2
R <sub>thAB</sub> = R <sub>thAC</sub>	19	10.5
R <sub>thBC</sub>	19.8	11.2

Note: The  $R_{thJ-PCB}$  is measured on  $6L = 8.3 \, ^{\circ}\text{C/W}$ .

### 10.1.1 Thermal resistances definition

The values are defined according to the PCB heatsink area:

- R<sub>thHS</sub> = R<sub>thHSA</sub> = R<sub>thHSB</sub> = high side chip thermal resistance junction to ambient (HSA or HSB in ON state)
- $R_{thLS} = R_{thLSA} = R_{thLSB} = low side chip thermal resistance junction to ambient$
- R<sub>thHSLS</sub> = R<sub>thHSALSB</sub> = R<sub>thHSBLSA</sub> = mutual thermal resistance junction to ambient between high side and low side chips

• R<sub>thLSLS</sub> = R<sub>thLSALSB</sub> = mutual thermal resistance junction to ambient between low side chip.

DS13967 - Rev 8 page 28/39




Table 18. Thermal model for junction temperature of the second se	erature calculation in steady-state conditions
--	--

Chip 1	Chip 2	Chip 3	T <sub>jchip1</sub>	T <sub>jchip2</sub>	T <sub>jchip3</sub>
ON	OFF	ON	P <sub>dchip1</sub> • R <sub>thA</sub> + P <sub>dchip3</sub> • R <sub>thAC</sub> + T <sub>A</sub>	$P_{dchip1} \cdot R_{thAB} + P_{dchip3} \cdot R_{thBC} + T_A$	$P_{dchip1} \cdot R_{thAC} + P_{dchip3} \cdot R_{thC} + T_A$
ON	ON	OFF	P <sub>dchip1</sub> • R <sub>thA</sub> + P <sub>dchip2</sub> • R <sub>thAB</sub> + T <sub>A</sub>	P <sub>dchip1</sub> • R <sub>thAB</sub> + P <sub>dchip2</sub> • R <sub>thB</sub> + T <sub>A</sub>	P <sub>dchip1</sub> • R <sub>thAC</sub> + P <sub>dchip2</sub> • R <sub>thBC</sub> + T <sub>A</sub>
ON	OFF	OFF	P <sub>dchip1</sub> • R <sub>thA</sub> + T <sub>A</sub>	P <sub>dchip1</sub> • R <sub>thAB</sub> + T <sub>A</sub>	P <sub>dchip1</sub> • R <sub>thAC</sub> + T <sub>A</sub>
ON	ON	ON	P <sub>dchip1</sub> • R <sub>thA</sub> + (P <sub>dchip2</sub> + P <sub>dchip3</sub> ) • R <sub>thAB</sub> + T <sub>A</sub>	$\begin{aligned} &P_{dchip2} \bullet R_{thB} + P_{dchip1} \bullet R_{thAB} + \\ &P_{dchip3} \bullet R_{thBC} + T_{A} \end{aligned}$	$\begin{aligned} &P_{dchip1} \bullet R_{thAB} + P_{dchip2} \bullet R_{thBC} + \\ &P_{dchip3} \bullet R_{thC} + T_{A} \end{aligned}$

### 10.1.2 Thermal characterization during transients

$$\begin{split} T_{hs} &= P_{dhs} * Z_{hs} + Z_{hsls} * (P_{dlsA} + P_{dlsB}) + T_{Amb} \\ T_{lsA} &= P_{dlsA} * Z_{ls} + P_{dhs} * Z_{hsls} + P_{dlsB} * Z_{lsls} + T_{Amb} \\ T_{lsB} &= P_{dlsB} * Z_{ls} + P_{dhs} * Z_{hsls} + P_{dlsA} * Z_{lsls} + T_{Amb} \end{split}$$

Figure 22. HSD thermal impedance junction ambient single pulse



DS13967 - Rev 8 page 29/39







Figure 23. LSD thermal impedance junction ambient single pulse

Figure 24. Thermal fitting model



GADG290520231037GT

Note: The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

DS13967 - Rev 8 page 30/39



**Table 19. Thermal parameters** 

Thermal parameter	8 cm <sup>2</sup>	6L
R1 = R7 (°C/W)	1.35	1.35
R2 = R8 (°C/W)	2.8	2.5
R3 (°C/W)	8.5	8.5
R4 (°C/W)	13	8.5
R5 (°C/W)	20	9
R6 (°C/W)	21	9.5
R9 = R15 (°C/W)	1.7	1.7
R10 = R16 (°C/W)	3.2	3.2
R11 = R17 (°C/W)	7.5	7.5
R12 = R18 (°C/W)	25	14
R13 = R19 (°C/W)	31	13
R14 = R20 (°C/W)	31	14
R21 = R22 (°C/W)	90	50
R23 (°C/W)	115	47
C1 = C7 (W·s/°C)	0.001	0.001
C2 = C8 (W·s/°C)	0.01	0.01
C3 (W·s/°C)	0.022	0.022
C4 (W·s/°C)	0.2	0.2
C5 (W·s/°C)	2	2.3
C6 (W·s/°C)	7.5	40
C9 = C15 (W·s/°C)	0.0007	0.0007
C10 = C16 (W·s/°C)	0.013	0.013
C11 = C17 (W·s/°C)	0.03	0.03
C12 = C18 (W·s/°C)	0.04	0.1
C13 = C19 (W·s/°C)	0.5	2.2
C14 = C20 (W·s/°C)	4	8
C21 = C22 (W·s/°C)	0.0002	0.0005
C23 (W·s/°C)	0.00015	0.0005

DS13967 - Rev 8 page 31/39





# 11 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 11.1 QFN 6x6 triple pad 26+2L package information

Figure 25. QFN 6x6 triple pad 26+2L package outline







DM00683589\_3


DS13967 - Rev 8 page 32/39





Figure 26. QFN 6x6 triple pad 26+2L package sections











DM00683589\_sections\_3

DS13967 - Rev 8 page 33/39



Table 20. QFN 6x6 triple pad 26+2L mechanical data

O. w.h. al	Millimeters		
Symbol	Min.	Тур.	Max.
Α	0.80	0.90	1.00
A1	0.00		0.05
A2	0.10		
A3		0.20 REF.	
b1	0.20	0.25	0.30
b2	0.45	0.50	0.55
b3	1.15	1.25	1.35
b4	1.65	1.75	1.85
b5	0.20	0.25	0.30
D		6.00 BSC	
E		6.00 BSC	
D2	3.70	3.75	3.80
D3	1.55	1.60	1.65
E2	2.00	2.05	2.10
E3	2.05	2.10	2.15
е		0.50 REF	
e1		0.88 REF	
e2		1.72 REF	
e3		1.08 REF	
e4	1.28 REF		
e5	1.97 REF		
L1	0.45	0.50	0.55
L2	0.55	0.60	0.65
L3	0.65	0.70	0.75
L4	0.15	0.20	0.25
θ		34°	
N	26 + 2		
R	0.05		

Table 21. QFN 6x6 triple pad 26+2L tolerance of form and position

Symbol	Millimeters
aaa	0.15
bbb	0.10
ccc	0.10
ddd	0.05
eee	0.08
fff	0.10

DS13967 - Rev 8 page 34/39



# **Revision history**

Table 22. Document revision history

Date	Revision	Changes
12-May-2022	1	Initial release.
		Updated Features and Description on cover page.
		Updated Figure 1 and added Table 3.
		Added Figure 3 and Figure 4, updated Section 2.1 Absolute maximum ratings, Section 2.3 Thermal data, Section 2.4 Electrical characteristics and Figure 12.
	2	Updated Section 3.1 Power limitation (high-side driver) and Section 3.2 Thermal shutdown (high-side and low-side).
27-Jun-2023	2	Updated Section 4 Typical application schematic and added Table 14.
		Added Section 5.1.1 Current sense signal generation principle, Section 5.3 Open-load detection in off-state and updated Section 5.2 Multisense diagnostics flag in fault conditions.
		Added Section 7 MCU I/Os protection, Section 8 Immunity against transient electrical and Section 9 Package and PCB thermal data.
		Minor text changes.
	3	Updated Table 4, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Figure 4, Figure 13, Table 13 and Table 14.
02-Nov-2023		Updated Section 5.1.1 Current sense signal generation principle, Section 5.2 Multisense diagnostics flag in fault conditions and Section 5.3 Diagnostic in off-state.
		Added Section 6 VREG and Driver_LS block and updated Section 7 Output monitoring.
		Updated Features and Package silhouette.
02-May-2024	4	Updated Table 7. Supply and supply monitoring, Table 10. Switching, Table 4. Absolute maximum ratings and Figure 12. PH_OUT delay time on out switch.
21-Aug-2024	<b>E</b>	Updated Table 4, Table 9, and Table 10.
21-Aug-2024	5	Updated Table 17, Figure 22, Figure 23, and Table 19.
13-Sep-2024	6	Updated Table 12. Multisense.
10-Oct-2024	7	Updated Table 9. Logic outputs (PH_OUT) open drain output and Table 10. Switching.
10-001-2024	,	Minor text changes.
20-Dec-2024	8	Updated Section Product status link / summary.
20-066-2024	ŏ	Minor text changes.

DS13967 - Rev 8 page 35/39



## **Contents**

1	Bloc	k diagra	am and pin description	3		
2	Elec	trical sp	pecifications	5		
	2.1	Absolut	te maximum ratings	5		
	2.2	ESD pro	otections	6		
	2.3	Therma	al data	6		
	2.4	Electric	cal characteristics	6		
3	Prot	Protections				
	3.1	Power I	limitation (high-side driver)	19		
	3.2	Therma	al shutdown (high-side and low-side)	19		
	3.3	Current	t limitation and overcurrent detector	19		
4	Турі	cal appli	ication schematic	20		
5	Mult	isense d	operation	21		
	5.1	Multise	nse analog current monitoring	21		
		5.1.1	Current sense signal generation principle	21		
	5.2	Multise	nse diagnostics flag in fault conditions	22		
	5.3	Diagnos	stic in off-state	22		
6	VRE	G and D	Priver_LS block	23		
7	Outp	out moni	itoring	24		
8	MCL	J I/Os pro	otection	25		
9	lmm	unity ag	gainst transient electrical	26		
10	Pacl	kage and	d PCB thermal data	27		
	10.1	QFN 6x	x6 triple pad 26+2L PCB layout	27		
		10.1.1	Thermal resistances definition	28		
		10.1.2	Thermal characterization during transients	29		
11	Pacl	kage info	ormation	32		
	11.1	QFN 6x	x6 triple pad 26+2L package information	32		
Rev	vision	history .		35		



# **List of tables**

Table 1.	Block description	. 3
Table 2.	Pin definition and function	. 4
Table 3.	Suggested connection for unused pin	. 4
Table 4.	Absolute maximum ratings	. 5
Table 5.	ESD protections	. 6
Table 6.	Thermal data	. 6
Table 7.	Supply and supply monitoring	. 6
Table 8.	Logic inputs (INA, INB, PWM, SEL0, SEL1)	. 7
Table 9.	Logic outputs (PH_OUT) open drain output	. 7
Table 10.	Switching	. 8
Table 11.	Protections and diagnostics	. 8
Table 12.	Multisense	. 9
Table 13.	Truth table: operative condition and diagnostic	16
Table 14.	Suggested external components	20
Table 15.	ISO 7637-2 – electrical transient conduction along supply line	26
Table 16.	PCB properties	28
Table 17.	R <sub>thJ-Amb</sub> vs Cu area dissipation	28
Table 18.	Thermal model for junction temperature calculation in steady-state conditions	29
Table 19.	Thermal parameters	31
Table 20.	QFN 6x6 triple pad 26+2L mechanical data	34
Table 21.	QFN 6x6 triple pad 26+2L tolerance of form and position	34
Table 22.	Document revision history	35



# **List of figures**

Figure 1.	Block diagram	. 3
Figure 2.	Configuration diagram (bottom view)	. 4
Figure 3.	Current convention	. 5
Figure 4.	Current sense timings (current sense mode)	11
Figure 5.	t <sub>DSTKON</sub>	11
Figure 6.	Definition of the low-side switching times	12
Figure 7.	Definition of the high-side switching times	12
Figure 8.	Low-side turn-on delay time	13
Figure 9.	Time to shutdown for the low-side driver	13
Figure 10.	Input reset time for HSD-fault unlatch	14
Figure 11.	Input reset time for LSD-fault unlatch	14
Figure 12.	PH_OUT delay time on out switch	15
Figure 13.	PH_OUT delay time on SELx change	15
Figure 14.	OFF-state diagnostic delay time from rising edge of $V_{OUT}$ ( $t_{D\_VOL}$ )	16
Figure 15.	State diagram	18
Figure 16.	Typical application schematic	20
Figure 17.	Current sense block diagram	21
Figure 18.	$V_{SENSE}$ vs $I_{LOAD}$ at $V_{CC}$ = 13 $V_{CC}$ = 1.3 $V_{CC}$	22
Figure 19.	QFN 6x6 26+2L PCB 8 cm <sup>2</sup>	27
Figure 20.	QFN 6x6 26+2L PCB 6 layers	27
Figure 21.	Chipset configuration	28
Figure 22.	HSD thermal impedance junction ambient single pulse	29
Figure 23.	LSD thermal impedance junction ambient single pulse	30
Figure 24.	Thermal fitting model	30
Figure 25.	QFN 6x6 triple pad 26+2L package outline	32
Figure 26.	QFN 6x6 triple pad 26+2L package sections	33



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS13967 - Rev 8 page 39/39