

Hello, and welcome to this presentation of the STM32 LCD TFT display controller. It covers all features of the LTDC controller which is used to interface with TFT displays.

# <section-header><section-header><image><image><list-item><list-item><list-item><section-header><section-header>


The LCD-TFT stands for Liquid Crystal Display - Thin Film Transistor. The controller is highly configurable and interfaces with standard parallel R G B interfaces.

The benefits of the LCD TFT display controller include flexible programmable display parameters, integrated pixel format converter and blender.

The LCD TFT display controller (LTDC) frame buffer can be located either in on-chip memory or in external memory depending on the panel resolution.

# Key features

- 24-bit RGB parallel pixel output, up to XGA resolution (1024 x 768).
  - 8 bits per pixel (RGB888)
- AHB master interface with burst access of 16 words to any system memory
  - Dedicated 64-word FIFO per layer
- Programmable timings and polarity to interface with a wide range of display panels.
  - · Timings: HSYNC width, VSYNC width, VBP, HBP, VFP, HFP
  - Polarity: HSYNC, VSYNC, not Data Enable, Pixel clock



The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) interface with additional signals for horizontal and vertical synchronization. LTDC is master on the AHB Bus Matrix and can access internal memories like "internal Flash, SRAM1, SRAM2 or external memories via FMC/QUADSPI interfaces. It features also a dedicated 64-word FIFO per layer. It supports programmable timings and polarity parameters to interface with a wide range of display panels.

LTDC flexible parameters
Compatible with a wide variety of display panels
<ul> <li>Programmable window position and size</li> </ul>
<ul> <li>Programmable background color</li> <li>24-bit RGB value programmed in LTCD register LTDC_BCCR, used for blending with bottom layer.</li> </ul>
<ul> <li>Multi-layer support with 2-layer blending</li> </ul>
<ul> <li>Dithering with 2 bits per color channel (2,2,2 for RGB)</li> </ul>
New programmed values can be loaded immediately at run time or during vertical blanking

The LTDC offers flexible programmable parameters allowing to support

Programmable display size, examples: QVGA, WQVGA, VGA


- Programmable background color

- 24-bit RGB value programmed in LCD controller register (LTDC\_BCCR), used for blending with bottom layer.

- Multi-layer Support with blending, 2 layers

- Dithering , 2 bits per color channel (2,2,2 for RGB). The Dithering pseudo-random technique is used to add a small random value (threshold) to each pixel color channel (R, G or B) value, thus rounding up the most significant bits in some cases when displaying 24-bit data on an 18-bit display.

- New programmed values can be loaded immediately at run time or during vertical blanking.



This is the LCD TFT controller block diagram

# LTDC clock domain

### Three clock domains:

- AHB clock domain (HCLK)
  - To transfer data from memories to the Layer FIFO and frame buffer configuration registers
- APB clock domain (PCLK)
  - · To access the global configuration and interrupt registers
- Pixel clock domain (LCD\_CLK)
  - To generate LCD-TFT interface signals, pixel data and layer configuration.
  - LCD\_CLK output should be configured according to the panel requirements.



The LTDC features three clock domains:


- AHB clock domain (HCLK) to transfer data from memories to the Layer FIFO and frame buffer configuration registers

- APB clock domain (PCLK) to access the global

configuration and interrupt registers

- The Pixel Clock domain (LCD\_CLK) to generate LCD-TFT interface signals, pixel data and layer configuration.

The LCD\_CLK output should be configured according to the panel requirements.




To interface with TFT panels, all timings are programmable through the LTDC controller. These timings come from the TFT panel datasheet and are:

VBP: Vertical Back porch

- VFP: Vertical Front porch
- HBP: Horizontal Back porch
- HFP: Horizontal Front porch
- HSYNC: Horizontal synchronization
- VSYNC: Vertical synchronization

	LTDC signal	s 🗖
Flex	ible I/O configuration	
LCD-TFT signals	Description	
LCD_CLK	Pixel clock output	
LCD_HSYNC	Horizontal synchronization	
LCD_VSYNC	Vertical synchronization	
LCD_DE	No data enabled	
LCD_R[7:0]	8-bit red data	
LCD_G[7:0]	8-bit green data	
LCD_B[7:0]	8-bit blue data	

The LTDC output signals are summarized in this table. The LCD-TFT controller pins must be configured by the user application. The unused pins can be used for other purposes.




The programmable pixel format is used for the data stored in the frame buffer of a layer.

This table describes the pixel data mapping versus the selected input color format.

The LTDC can be configured with up to 8 programmable input color formats per layer:

Direct Color


ARGB8888 RGB888 RGB565 ARGB1555 ARGB4444 Indirect Color L8 (8-bit Luminance or CLUT) AL44 (4-bit alpha + 4-bit luminance) AL88 (8-bit alpha + 8-bit luminance)



When the color format of a bitmap is converted into another one, this operation is called Pixel Format Conversion (PFC).

The pixel data is read from the frame buffer and then transformed to the internal ARGB 8888 format as follows: Components which have a width of less than 8 bits get expanded to 8 bits by bit replication. The 8 most significant bits are chosen.

Note that conversion from direct color to indirect color or from indirect color to direct color is easy to do, but converting a direct color to an indirect color format would mean regenerating a Color Look-Up Table or CLUT which is a very complex operation.



The


is only used in case of indexed

color for L8, AL44 and AL88 input pixel formats.

It supports up to 256 entries per layer.


The frame buffer contains an index value for each pixel. The CLUT has to be loaded with the R, G and B values

that will replace the original R, G, B values of that pixel (indexed color). Each color (RGB value) has its own address which is the position within the CLUT.




Every layer can be positioned and resized.


The programmable layer position and size define the first/last visible pixel of a line and the first/last visible line in the window. It allows to display either the full image frame or only a part of the image frame.



Every layer has configurable number of lines and line length for the color frame buffer and the pitch. The pitch is the distance between the start of one line and the beginning of the next line in bytes. These parameters are expressed in bytes – NOT in pixels! So their values depend on the number of bits per pixel. The line length and the number of lines parameters are used to stop the prefetching of data from the layer FIFO at the end of the frame buffer.



The LTDC features configurable blending factors. The blending order is fixed and it is bottom up. If two layers are enabled, Layer1 is first blended with the background color, then Layer2 is blended with the result of the previous blending.




Each layer can have a default color in the ARGB format which is used outside the defined layer window or when a layer is disabled.

Tricky use case:

• Layer 1 is enabled

• Layer 2 is disabled, with default color black. If blending factor is set to Constant Alpha=0xFF, no image is displayed. Only black window is displayed (default color of layer2 is black).

To bypass the default color, set the blending factor to transparent: Alpha= 0x00.



An color key (RGB) can be configured to be representative for a transparent pixel.

If Color Keying is enabled, the current pixels (after format conversion and before blending) are compared to the color key. If they match for the programmed RGB value, all channels (ARGB) of that pixel are set to 0.

The Color Key value can be configured and used at runtime to replace the pixel RGB value.

Color Keying is enabled through the LTDC\_LxCKCR register.

# LTDC interrupts

Interrupt event	Description
Line	Line Interrupt is generated when a programmed position line is reached.
Register Reload	Register Reload interrupt is generated when the shadow registers reload was performed during the vertical blanking period
FIFO underrun	FIFO Underrun interrupt is generated when a pixel is requested from an empty layer FIFO
Transfer Error	Transfer Error interrupt is generated when an AHB bus error occurs during data transfer



Line interrupt:

Generated when a programmed line position is reached.

Register Reload interrupt:

• Generated when the shadow registers are reloaded during the vertical blanking period.

FIFO Underrun interrupt:

Generated when a pixel is requested from an empty layer FIFO.


Transfer Error interrupt:

Generated when an AHB bus error occurs during data transfer.


## Low-power modes

Mode	Description
Run	Active.
Sleep	Active. Peripheral interrupts cause the device to exit Sleep mode.
Stop	Frozen. Peripheral registers content is kept.
Standby	Powered-down. The peripheral must be reinitialized after exiting Standby mode.

The LTDC is active in Run and Sleep modes. A LTDC interrupt can cause the device to exit Sleep mode. The device is not able to perform any communication in Stop and Standby modes.



Graphic applications require a high-quality user interface. This can be achieved using the STM32F7 to connect the display thanks to LCD-TFT controller. In addition, the FMC or Quad-SPI interface may be used to access an external Flash memory containing all of the graphical contents needed such as background images, high-resolution icons, or fonts to support multiple languages.



This is a list of peripherals related to the LTDC. Please refer to these peripheral trainings for more information if needed.

- Reset and clock control (RCC)
- General-purpose inputs/outputs (GPIO)