

STM32 Cortex®-M33 MCUs and MPUs programming manual

Introduction

This programming manual provides information for application and system-level software developers. It gives a full description of the STM32 Cortex®-M33 processor programming model, instruction set and core peripherals. The applicable products are listed in the table below. The Cortex®-M33 processor is a high performance 32-bit processor designed for the MCU and MPU market. It offers significant benefits to developers, including:

- Outstanding processing performance combined with fast interrupt handling
- Enhanced system debug with extensive breakpoint and trace capabilities
- Efficient processor core, system and memories
- Instruction set extension for signal processing applications
- Ultra-low power consumption with integrated sleep modes
- · Platform robustness with integrated memory protection unit
- Extended security features with Security Extension for Armv8-M

Table 1. Applicable products

Туре	Products
Microcontrollers	STM32L5 series, STM32U5 series, STM32H5 series, STM32U3 series
Microprocessors	STM32MP25x lines



1 About this document

This document provides information required for application and system-level software development. It does not provide information on debug components, features, or operation.

This document applies to the STM32 MCUs and MPUs that embed an Arm® Cortex®-M33 processor.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

This material is for MCUs and MPUs software and hardware engineers, including those who have no experience with Arm cores.

1.1 Typographic conventions

The typographical conventions used in this document are:

italic Highlights important notes, introduces special terminology, denotes internal cross-references,

and citations.

bold Highlights interface elements, such as menu names. Denotes signal names. Also used for

terms in descriptive lists, where appropriate.

monospace Denotes text that you can enter at the keyboard, such as commands, file and program names,

and source code.

space Denotes a permitted abbreviation for a command or option. You can enter the underlined text

instead of the full command or option name.

monospace italic Denotes arguments to monospace text where the argument is to be replaced by a specific

value.

monospace bold Denotes language keywords when used outside example code.

<and> Encloses replaceable terms for assembler syntax where they appear in code or code

fragments. For example:

LDRSB<cond> <Rt>, [<Rn>, #<offset>]

1.2 List of abbreviations for registers

The following abbreviations are used in register descriptions:

read/write (rw) Software can read and write to these bits.

read-only (r) Software can only read these bits.
write-only (w) Software can only write to this bit.

Reading the bit returns the reset value.

read/clear (rc_w1) Software can read as well as clear this bit by writing 1.

Writing '0' has no effect on the bit value.

read/clear (rc_w0) Software can read as well as clear this bit by writing 0.

Writing '1' has no effect on the bit value.

toggle (t) Software can only toggle this bit by writing '1'. Writing '0' has no effect.

Reserved (Res.) Reserved bit, must be kept at reset value.

1.3 About the Cortex®-M33 processor and core peripherals

The Cortex®-M33 processor is a high-performance 32-bit processor that is designed for the MCU and MPU market. The processor offers outstanding performance, fast interrupt handling, and enhanced system debug with extensive breakpoint and trace capabilities.

Other significant benefits to developers include:

PM0264 - Rev 5 page 2/237




- Efficient processor core, system, and memories.
- Instruction set extension for signal processing applications.
- Ultra-low power consumption with integrated sleep modes.
- Platform robustness with integrated memory protection unit (MPU).
- Extended security features with security extension for Armv8-M.

The Cortex[®]-M33 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The in-order processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design.

The Cortex®-M33 processor provides high-end processing hardware including:

- IEEE754-compliant single-precision floating-point computation.
- Single Instruction Multiple Data (SIMD) multiplication and multiply-with-accumulate capabilities.
- Saturating arithmetic and dedicated hardware division.

Figure 1. STM32 Cortex®-M33 processor implementation without the security extension



PM0264 - Rev 5 page 3/237



Interrupts Processor Nested Vector Interrupt Controller (NVIC) Floating-point Unit (FPU) **Embedded Trace** Debug Processor core Macrocell (ETM) Interface Data Watchpoint Trace Memory Protection and Trace Unit (DWT) Interface Security **Breakpoint Unit** Attribution Unit Implementation Defined (SAU) Attribution Unit **ROM** tables (IDAU) Nonsecure Secure Memory Cross Trigger Memory **Protection Unit** Interface (CTI) Protection Unit (MPU_S) (MPU_NS) Bus matrix AMBA5 AHB 5 Memory system

Figure 2. STM32 Cortex[®]-M33 processor implementation with the security extension

To facilitate the design of cost-sensitive devices, the STM32 Cortex[®]-M33 processor implements tightly-coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The STM32 Cortex[®]-M33 processor implements the T32 instruction set based on STM32 Cortex[®]-M33-2 technology, ensuring high code density and reduced program memory requirements. The STM32 Cortex[®]-M33 processor instruction set provides the exceptional performance that is expected of a modern 32-bit architecture, with better code density than most other architectures.

The STM32 Cortex®-M33 processor closely integrates a configurable *Nested Vectored Interrupt Controller* (NVIC) to deliver industry-leading interrupt performance. The NVIC includes a *non-maskable interrupt*, and provides up to 256 interrupt priority levels for other interrupts. The tight integration of the processor core and NVIC provides fast execution of *Interrupt Service Routines* (ISRs), which dramatically reduces interrupt latency. This reduced latency is achieved through:

- The hardware stacking of registers.
- The ability to suspend load multiple and store multiple operations.
- Parallel instruction-side and data-side paths.
- Tail-chaining.
- Late-arriving interrupts.

Interrupt handlers do not require wrapping in assembler code, removing any code overhead from the ISRs. The tail-chain optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC supports different sleep modes, including a deep sleep function that enables the entire device to be rapidly powered down while still retaining program state.

PM0264 - Rev 5 page 4/237



To increase instruction throughput, the STM32 Cortex®-M33 processor can execute certain pairs of 16-bit instructions simultaneously. This is called dual issue.

1.3.1 System-level interface

The Cortex®-M33 processor provides multiple interfaces using Arm AMBA® technology to provide high speed, low latency memory accesses.

1.3.2 Security Extension

The Armv8-M Security Extension adds security through code and data protection features.

A processor with the Security Extension supports both nonsecure and Secure states, which are orthogonal to the traditional thread and handler modes. The four modes of operation are:

- Nonsecure Thread mode.
- Nonsecure Handler mode.
- Secure Thread mode.
- Secure Handler mode.

When the Security Extension is implemented, the following happens:

- The processor resets into Secure state.
- Some registers are banked between Security states. There are two separate instances of the same register, one in Secure state and one in nonsecure state.
- The architecture allows the Secure state to access the nonsecure versions of banked registers.
- Interrupts can be configured to target one of the two Security states.
- Some faults are banked between Security states or are configurable.
- Secure memory can only be accessed from Secure state.

1.3.3 Integrated configurable debug

The Cortex[®]-M33 processor implements a complete hardware debug solution. This provides high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin *Serial Wire Debug* (SWD) port that is ideal for microcontrollers and other small package devices. The MCU vendor determines the debug feature configuration, therefore debug features can differ across different devices and families.

The processor provides instruction and data trace and profiling support. To enable simple and cost-effective profiling of the resulting system events, a *Serial Wire Viewer* (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The *Breakpoint Unit* (BPU) supports eight hardware breakpoint comparators and the *Data Watchpoint and Trace* (DWT) eight watchpoint comparators, which debuggers can use.

1.3.4 Cortex®-M33 processor features and benefits summary

The Cortex[®]-M33 processor benefits include tight integration of system peripherals that reduces area and development costs, T32 instruction set that combines high code density with 32-bit performance, and IEEE754-compliant single-precision *Floating-Point Unit* (FPU).

Other processor features and benefits are:

- Power control optimization of system components.
- Integrated sleep modes for low power consumption.
- Armv8-M Security Extension.
- Fast code execution permits slower processor clock or increases sleep mode time.
- Hardware integer division and fast multiply accumulate for digital signal processing.
- Saturating arithmetic for signal processing.
- Deterministic, high-performance interrupt handling for time-critical applications.
- MPU and SAU for safety-critical applications.
- Extensive debug and trace capabilities.

PM0264 - Rev 5 page 5/237



1.3.5 Cortex®-M33 processor core peripherals

The Cortex[®]-M33 processor has the following core peripherals:

Controller

System Control Space The SCS is the programmer's model interface to the processor. It provides system

implementation information and system control.

System timer The system timer, SysTick, is a 24 bit count-down timer. Use this as a Real Time Operating

System (RTOS) tick timer or as a simple counter. In an implementation with the Security

Extension, there are two SysTicks, one Secure and one nonsecure.

Security Attribution Unit The SAU improves system security by defining security attributes for different regions. It

provides eight different regions and a default background region.

The MPU improves system reliability by defining the memory attributes for different memory **Memory Protection Unit**

regions. It provides up to 8 different regions, and an optional predefined background region. There can be two MPUs, one Secure (8 regions) and one nonsecure (8 regions). Each MPU

can define memory attributes independently.

Floating-point Unit The Floating-point Unit (FPU) provides IEEE754-compliant operations on 32-bit single-

precision floating-point values.

PM0264 - Rev 5 page 6/237



2 The Cortex®-M33 processor

This chapter provides the reference material for the Cortex®-M33 processor description in a User Guide. It contains the following sections:

2.1 Programmer's model

The programmer's model describes the modes, privilege levels, Security states, stacks and core registers available for software execution.

2.1.1 Processor modes and privilege levels for software execution

The processor modes are:

Thread mode Intended for applications.

The processor enters Thread mode out of reset and returns to Thread mode on completion of

an exception handler.

Handler mode Intended for OS execution.

All exceptions cause entry into Handler mode.

Privilege levels

There are two levels of privilege:

Unprivileged Software has limited access to system resources.

Privileged Software has full access to system resources, subject to security restrictions.

In Thread mode, the CONTROL register controls whether software execution is privileged or unprivileged. In Handler mode, software execution is always privileged.

Only privileged software can write to the CONTROL register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a *Supervisor Call* to transfer control to privileged software.

2.1.2 Security states

There are two Security states, Secure and nonsecure.

Security states are orthogonal to mode and privilege. Therefore each Security state supports execution in both modes and both levels of privilege.

2.1.3 Core registers

The Cortex®-M33 core registers comprise the general-purpose registers, stack pointer, link register, Program Counter, and special registers.

The following figures and tables illustrate the core registers of the Cortex®-M33 processor:

- Without the Security Extension.
- With the Security Extension.

PM0264 - Rev 5 page 7/237



R0 R1 R2 R3 Low registers R4 R5 General purpose registers R6 R7 R8 R9 High registers R10 Banked stack pointers R11 R12 SP (R13) PSP MSP Active Stack Pointer Link Register LR (R14) Program Counter PC (R15) Combined Program Status Registers xPSR PRIMASK FAULTMASK Exception mask registers BASIPRI Special registers Control Register CONTROL

PSPLIM

MSPLIM

Stack Pointer Limit registers <

Figure 3. Core registers without the Security Extension

PM0264 - Rev 5 page 8/237



Table 2. Core register set summary without the Security Extension

Name	Type ⁽¹⁾	Required privilege ⁽²⁾	Reset value	Description
R0-R12	RW	Either	UNKNOWN	Section 2.1.3.1: General-purpose registers
MSP	RW	Either	_(3)	Section 2.1.3.2: Stack Pointer
PSP	RW	Either	UNKNOWN	Section 2.1.3.2. Stack Pointer
LR	RW	Either	Oxffffffff	Section 2.1.3.4: Link Register
PC	RW	Either	_(3)	Section 2.1.3.5: Program Counter
xPSR (includes APSR, IPSR, and EPSR)	RW	Either	-fn ⁽⁴⁾	Section 2.1.3.6: Combined Program Status Register
APSR	RW	Either	UNKNOWN	Section 2.1.3.6.1: Application Program Status Register
IPSR	RO	Privileged	00000000	Section 2.1.3.6.2: Interrupt Program Status Register
EPSR	RO	Privileged	_(4)	Section 2.1.3.6.3: Execution Program Status Register.
PRIMASK	RW	Privileged	00000000	Section 2.1.3.7.1: Priority Mask Register
FAULTMASK	RW	Privileged	00000000	Section 2.1.3.7.2: Fault Mask Register
BASEPRI	RW	Privileged	00000000	Section 2.1.3.7.3: Base Priority Mask Register
CONTROL	RW	Privileged	00000000	Section 2.1.3.8: CONTROL register
PSPLIM	RW	Privileged	00000000	Section 2.1.3.3: Stack limit registers
MSPLIM	RW	Privileged	0000000	

- 1. Describes access type during program execution in Thread mode and Handler mode. Debug access can differ.
- 2. An entry of Either means privileged and unprivileged software can access the register.
- 3. Soft reset to the value retrieved by the reset handler
- 4. Bit[24] is the T-bit and is loaded from bit[0] of the reset vector. All other bits are reset to 0.

PM0264 - Rev 5 page 9/237






Figure 4. Core registers with the Security Extension

Table 3. Core register set summary with the Security Extension

Name	Type ⁽¹⁾	Required privilege ⁽²⁾	Reset value	Description
R0-R12	RW	Either	UNKNOWN	Section 2.1.3.1: General-purpose registers.
MSP_S	RW	Either	. (3)	
MSP_NS	KVV	Either	(0)	Section 2.1.3.2: Stack Pointer
PSP_S	RW	Either	UNKNOWN	Section 2.1.5.2. Stack Fornter
PSP_NS	RVV	Either	UNKNOWN	
LR	RW	Either	UNKNOWN	Section 2.1.3.4: Link Register
PC	RW	Either	(3)	Section 2.1.3.5: Program Counter
xPSR (includes APSR, IPSR, and EPSR)	RW	Either	(4)	Section 2.1.3.6: Combined Program Status Register
APSR	RW	Either	UNKNOWN	Section 2.1.3.6.1: Application Program Status Register.
IPSR	PSR RO		0x00000000	Section 2.1.3.6.2: Interrupt Program Status Register
EPSR	RO	Privileged	(4)	Section 2.1.3.6.3: Execution Program Status Register
PRIMASK_S	RW	Privileged	0x00000000	Section 2.1.3.7.1: Priority Mask Register
PRIMASK_NS	KVV	Privileged	0x00000000	Section 2.1.5.7.1. Phonty Wask Register
FAULTMASK_S	RW	Privileged	0x00000000	Section 2.1.2.7.2: Equit Mark Projector
FAULTMASK_NS	TVV	Privileged	0x00000000	Section 2.1.3.7.2: Fault Mask Register
BASEPRI_S	RW	Privileged	0x00000000	Section 2.1.3.7.3: Base Priority Mask Register
BASEPRI_NS	IZAA	Privileged	0x00000000	Section 2.1.3.7.3. Dase Filling Mask Register

PM0264 - Rev 5 page 10/237



Name	Type ⁽¹⁾	Required privilege ⁽²⁾	Reset value	Description
CONTROL_S	RW	Privileged	0x00000000	Section 2.1.3.8: CONTROL register
CONTROL_NS	KVV	Privileged	0x00000000	Section 2.1.3.6. CONTROL register
MSPLIM_S	RW	Privileged	0x00000000	
MSPLIM_NS	KVV	Privileged	0x00000000	Section 2.1.3.3: Stack limit registers
PSPLIM_S	RW	Privileged	0x00000000	Section 2.1.3.3. Stack limit registers
PSPLIM_NS	T I I V V	Privileged	0x00000000	

- 1. Describes access type during program execution in Thread mode and Handler mode. Debug access can differ.
- 2. An entry of Either means privileged and unprivileged software can access the register.
- 3. Soft reset to the value retrieved by the reset handler.
- 4. Bit[24] is the T-bit and is loaded from bit[0] of the reset vector. All other bits are reset to 0.

2.1.3.1 General-purpose registers

R0-R12 are 32-bit general-purpose registers for data operations.

2.1.3.2 Stack Pointer

0

The stack pointer (SP) is register R13.

The processor uses a full descending stack, meaning the Stack Pointer holds the address of the last stacked item in memory. When the processor pushes a new item onto the stack, it decrements the Stack Pointer and then writes the item to the new memory location.

When Security state is implemented, software must initialize MSP NS.

Table 4. Stack pointer register without the Security Extension

Stack	Stack pointer register
Main	MSP
Process	PSP

In Thread mode, the CONTROL.SPSEL bit indicates the stack pointer to use.

Main stack pointer (MSP). This is the reset value.

Process stack pointer (PSP)

Table 5. Stack pointer register with the Security Extension

Stack		stack pointer register
Secure	Main	MSP_S
Secure	Process	PSP_S
Nonsecure	Main	MSP_NS
NONSCORE	Process	PSP_NS

PM0264 - Rev 5 page 11/237



0

In nonsecure Thread mode, the CONTROL_NS.SPSEL bit indicates the stack pointer to use:

Main stack pointer (MSP_NS). This is the reset value.

Process stack pointer (PSP_NS).

In nonsecure Handler mode, the MSP NS is always used.

In Secure Thread mode, the CONTROL_S.SPSEL bit indicates the stack pointer to use:

Main stack pointer (MSP_S). This is the reset value.

Process stack pointer (PSP_S).

In Secure Handler mode, the MSP_S is always used.

The current Security state of the processor determines whether the Secure or nonsecure stacks are used.

To ensure that stacks do not overrun, the processor has stack limit check registers that can be programmed to define the bounds for each of the implemented stacks.

2.1.3.3 Stack limit registers

The stack limit registers define the lower limit for the corresponding stack. The processor raises an exception on most instructions that attempt to update the stack pointer below its defined limit.

The Cortex®-M33 processor has two stack limit registers, as the following table shows.

If the Security Extension is not implemented, the Cortex®-M33 processor has two stack limit registers, as the following table shows.

Table 6. Stack limit registers without the Security Extension

Stack	Stack limit register
Main	MSPLIM
Process	PSPLIM

The Cortex®-M33 processor has four stack limit registers, as the following table shows.

Table 7. Stack limit registers with the Security Extension

Security state	Stack	Stack limit register
Secure	Main	MSPLIM_S
Secure	Process	PSPLIM_S
Nonsecure	Main	MSPLIM_NS
Nonsecure	Process	PSPLIM_NS

Note: The four stack limit registers are banked between Security states.

See Table 2. Core register set summary without the Security Extension table for the stack limit registers attributes. The bit assignments for the MSPLIM and PSPLIM registers are as follows:




Table 8. MSPLIM and PSPLIM register bit assignments

Bits	Name	Function
[31:3]	LIMIT	Main stack limit or process stack limit address for the selected Security state. Limit address for the selected stack pointer.

PM0264 - Rev 5 page 12/237



Bits	Name	Function
[2:0]	-	Reserved, res0.

2.1.3.4 Link Register

The *Link Register* (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions. On reset, the processor sets the LR value to 0xFFFFFFF.

2.1.3.5 Program Counter


The Program Counter (PC) is register R15. It contains the current program address.

On reset, the processor loads the PC with the value of the reset vector defined in the vector table.

2.1.3.6 Combined Program Status Register

The Combined Program Status Register (xPSR) consists of the *Application Program Status Register* (APSR), *Interrupt Program Status Register* (IPSR), and *Execution Program Status Register* (EPSR).

These registers are mutually exclusive bit fields in the 32-bit PSR. The bit assignments are as follows:



Access these registers individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example:

- Read all the registers using PSR with the MRS instruction.
- Write to the APSR N, Z, C, V, and Q bits using APSR nzcvq with the MSR instruction.

The PSR combinations and attributes are:

Table 9. xPSR register combinations

Register	Туре	Combination
xPSR	RW ⁽¹⁾⁽²⁾	APSR, EPSR, and IPSR
IEPSR	RO ⁽²⁾	EPSR and IPSR
IAPSR	RW ⁽¹⁾	APSR and IPSR
EAPSR	RW ⁽²⁾	APSR and EPSR

- 1. The processor ignores writes to the IPSR bits.
- 2. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

See the MRS and MSR instruction descriptions for more information about how to access the Program Status Registers.

2.1.3.6.1 Application Program Status Register

The APSR contains the current state of the condition flags from previous instruction executions.

See Table 2. Core register set summary without the Security Extension for the APSR attributes.

The APSR bit assignments are as follows:

PM0264 - Rev 5 page 13/237



Table 10. APSR bit assignments

Bits	Name	Description
[31]	N	Negative flag.
[30]	Z	Zero flag.
[29]	С	Carry or borrow flag.
[28]	V	Overflow flag.
[27]	Q	DSP overflow and saturation flag.
[26:20]	-	Reserved.
[19:16]	GE[3:0]	Greater than or Equal flags. See Section 3.4.11: SEL for more information.
[15:0]	-	Reserved.

2.1.3.6.2 Interrupt Program Status Register

The IPSR contains the exception number of the current ISR.

The bit assignments are:

Table 11. IPSR bit assignments

Bits	Name	Function
[31:9]	-	Reserved.
		This is the number of the current exception:
		0 = Thread mode.
		1 = Reset.
		2 = NMI.
		3 = HardFault.
		4 = MemManage.
		5 = BusFault.
		6 = UsageFault
		7 = SecureFault
		8-10 = Reserved.
[8:0]	Exception number	7-10 = Reserved.
		11 = SVCall.
		12 = DebugMonitor.
		13 = Reserved.
		14 = PendSV.
		15 =SysTick
		16 = IRQ0.
		495 = IRQ479.

The active bits in the Exception number field depend on the number of interrupts implemented.

0-47 interrupts = [5:0].

48-111 interrupts = [6:0].

112-239 interrupts = [7:0].

240-479 interrupts = [8:0].

PM0264 - Rev 5 page 14/237



2.1.3.6.3 Execution Program Status Register

The EPSR contains the Thumb state bit and the execution state bits for the *If-Then* (IT) instruction, and *Interruptible-Continuable Instruction* (ICI) field for an interrupted load multiple or store multiple instruction.

See the Table 2. Core register set summary without the Security Extension for the EPSR attributes.

The following table shows the EPSR bit assignments.

Table 12. EPSR bit assignments

Bits	Name	Function	
[31:27]	-	Reserved	
[26:25], [15:10]	ICI	Interruptible-continuable instruction bits, see Section 2.1.3.6.4: Interruptible-continuable instructions	
[26:25], [15:10]	IT	Indicates the execution state bits of the IT instruction, see Section 3.9.5: IT	
[24]	Т	humb state bit, see Section 2.1.3.6.6: Thumb state	
[23:16]	-	Reserved	
[9:0]	-	Reserved	

Attempts to read the EPSR directly through application software using the MSR instruction always return zero. Attempts to write the EPSR using the MSR instruction in application software are ignored.

2.1.3.6.4 Interruptible-continuable instructions

When an interrupt occurs during the execution of an LDM, STM, PUSH, POP, VLDM, VSTM, VPUSH, or VPOP instruction, the processor can stop the load multiple or store multiple instruction operation temporarily, storing the next register operand in the multiple operation to be transferred into EPSR[15:12].

After servicing the interrupt, the processor resumes execution of the load or store multiple, starting at the register stored in EPSR[15:12].

When the EPSR holds ICI execution state, bits[26:25,11:10] are zero.

Note:

There might be cases where the processor cannot pause and resume load or store multiple instructions in this way. When this happens, the processor restarts the instruction from the beginning on return from the interrupt. As a result, your software should never use load or store multiple instructions to memory that is not robust to repeated accesses.

2.1.3.6.5 If-Then block

The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others.

Note:

Interruptible-continuable operation is not supported when the load multiple or store multiple instructions are located inside an If-Then block. In these cases, the processor can take an interrupt part-way through the load or store multiple instruction, restarting it from the beginning on return from the interrupt.

2.1.3.6.6 Thumb state

The Cortex®-M33 processor only supports execution of instructions in Thumb state.

The following can modify the T bit in the EPSR:

- Instructions BLX, BX, LDR pc, [], and POP{PC}.
- Restoration from the stacked xPSR value on an exception return.
- Bit[0] of the vector value on an exception entry or reset.

Attempting to execute instructions when the T bit is 0 results in a fault or lockup. See Section 2.6.4: Lockup for more information.

2.1.3.7 Exception mask registers

The exception mask registers disable the handling of exceptions by the processor. For example, you might want to disable exceptions when running timing critical tasks.

PM0264 - Rev 5 page 15/237



To access the exception mask registers use the MSR and MRS instructions, or the CPS instruction to change the value of PRIMASK.PM or FAULTMASK.FM.

2.1.3.7.1 Priority Mask Register

The PRIMASK register is intended to disable interrupts by preventing activation of all exceptions with configurable priority in the current Security state.

See Table 2. Core register set summary without the Security Extension table for the PRIMASK attributes.

The bit assignments for the PRIMASK register are as follows:




Table 13. PRIMASK register bit assignments


Bits	Name	Function		
[31:1]	-	Reserved, res0.		
		Setting this bit to one boosts the current execution priority to 0, masking all exceptions with a programmable priority.		
		Setting PRIMASK_S to one boosts the current execution priority to 0. If AIRCR.PRIS is:		
[0]	PM	Setting PRIMASK_NS to one boosts the current execution priority to 0.		
		Setting PRIMASK_NS to one boosts the current execution priority to 80.		
		When the current execution priority is boosted to a particular value, all exceptions with a lower or equal priority are masked.		

2.1.3.7.2 Fault Mask Register

The FAULTMASK register prevents activation of all exceptions with configurable priority and also some exceptions with fixed priority depending on the value of AIRCR.BFHFNMINS and AIRCR.PRIS.

See Table 2. Core register set summary without the Security Extension table for the FAULTMASK register attributes.

The bit assignments for the FAULTMASK register are as follows:



PM0264 - Rev 5 page 16/237



Table 14. FAULTMASK register bit assignments

Bits	Name		Function	
[31:1]	-	Reserved, res0		
		When TrustZone is disable exceptions except NMI.	oled, setting this bit to one boosts the current execution priority to -1, masking all	
		When TrustZone is enable exceptions with a lower p	led, setting this bit to one boosts the current execution priority to -1, masking all priority. If	
		AIRCR.BFHFNMINS is:		
			Setting FAULTMASK_S to one boosts the current execution priority to -1.	
[0]	FM	0	If AIRCR.PRIS is:	
[O]	I IVI	0	0: Setting FAULTMASK_NS to one boosts the current execution priority to 0	
			1: Setting FAULTMASK_NS to one boosts the current execution priority to 80	
		1	Setting FAULTMASK_S to one boosts the current execution priority to -3.	
			Setting FAULTMASK_NS to one boosts the current execution priority to -1.	
		When the current execut priority are masked.	ion priority is boosted to a particular value, all exceptions with a lower or equal	

2.1.3.7.3 Base Priority Mask Register

Use the BASEPRI register to change the priority level that is required for exception preemption.

See Table 2. Core register set summary without the Security Extension table for the BASEPRI register attributes.

The bit assignments for the BASEPRI register are as follows:



Table 15. BASEPRI register bit assignments

Bits	Name		Function	
[31:8]	-	Reserved, res0		
		Software can set BASE	PRI to a priority number between 1 and the maximum supported priority number.	
		Software can set BASEPRI_S to a priority number between 1 and the maximum supported priority number. If AIRCR.PRIS is:		
		0	Software can set BASEPRI_NS to a priority number between 1 and the maximum supported priority number.	
[7:0]	BASEPRI (1)	1	Software can set BASEPRI_NS to a priority number between 1 and the maximum supported priority number. The value in BASEPRI_NS is then mapped to the bottom half of the priority range, so that the current execution priority is boosted to the mapped-to value in the bottom half of the priority range.	
			tion priority is boosted to a particular value, all exceptions with a lower priority basepriority boosting.	

^{1.} This field is similar to the priority fields in the interrupt priority registers. If the device implements only bits[7:M] of this field, bits[M-1:0] read as zero and ignore writes. See Section 4.2.7: Interrupt Priority Registers for more information. Remember that higher priority field values correspond to lower exception priorities.

PM0264 - Rev 5 page 17/237



2.1.3.8 CONTROL register

The CONTROL register controls the stack that is used, the privilege level for software execution when the core is in Thread mode and indicates whether the FPU state is active.

See Table 2. Core register set summary without the Security Extension table for the CONTROL register attributes.

This register is banked between Security states on a bit by bit basis.

The bit assignments for the CONTROL register are as follows:




Table 16. CONTROL register bit assignments

Bits	Name	Function		
[31:4]	-	Reserved, res0		
		Indicates that the floating-point registers contain active state that belongs to the Secure state:		
		The floating-point registers do not contain state that belongs to the Secure state.		
[3]	SFPA	The floating-point registers contain state that belongs to the Secure state.		
		This bit is not banked between Security states and RAZ/WI from nonsecure state.		
		Indicates whether floating-point context is active:		
		No floating-point context active.		
[2]	FPCA	1 Floating-point context active.		
		This bit is used to determine whether to preserve floating-point state when processing an exception.		
		This bit is not banked between Security states.		
		Defines the currently active stack pointer:		
		MSP is the current stack pointer.		
[1]	SPSEL	1 PSP is the current stack pointer.		
		The Cortex®-M33 core updates this bit automatically on exception return.		
		This bit is banked between Security states.		
		Defines the Thread mode privilege level:		
		O Privileged.		
[0]	nPRIV	1 Unprivileged.		
		This bit is banked between Security states.		

Handler mode always uses the MSP, so the processor ignores explicit writes to the active stack pointer bit of the CONTROL register when in Handler mode. The exception entry and return mechanisms automatically update the CONTROL register based on the EXC_RETURN value.

In an OS environment, Arm® recommends that threads running in Thread mode use the process stack and the kernel and exception handlers use the main stack.

By default, Thread mode uses the MSP. To switch the stack pointer that is used in Thread mode to the PSP, either:

PM0264 - Rev 5 page 18/237



- Use the MSR instruction to set the CONTROL.SPSEL bit, the current active stack pointer bit, to 1.
- Perform an exception return to Thread mode with the appropriate EXC RETURN value.

Note:

When changing the stack pointer, software must use an ISB instruction immediately after the MSR instruction. This ensures that instructions after the ISB instruction execute using the new stack pointer.

2.1.4 Exceptions and interrupts

The Cortex[®]-M33 processor implements all the logic required to handle and prioritize interrupts and other exceptions. Software can control this prioritization using the NVIC registers. All exceptions are vectored and except for reset, handled in Handler mode. Exceptions can target either Security state.

The NVIC registers control interrupt handling.

Related reference

Section 4.2: Nested Vectored Interrupt Controller

2.1.5 Data types and data memory accesses

The Cortex®-M33 processor manages all data memory accesses as little-endian.

The processor supports the following data types:

- 32-bit words.
- 16-bit halfwords.
- 8-bit bytes.
- 32-bit single-precision floating-point numbers.
- 64-bit double-precision floating-point numbers.

2.1.6 The Cortex Microcontroller Software Interface Standard

The Cortex Microcontroller Software Interface Standard (CMSIS) simplifies software development by enabling the reuse of template code and the combination of CMSIS-compliant software components from various middleware vendors. Vendors can expand the CMSIS to include their peripheral definitions and access functions for those peripherals.

For a Cortex®-M33 MCU or MPU system, the CMSIS defines:

- A common way to:
 - Access peripheral registers.
 - Define exception vectors.
- The names of:
 - The registers of the core peripherals.
 - The core exception vectors.
- A device-independent interface for RTOS kernels, including a debug channel.

The CMSIS includes address definitions and data structures for the core peripherals in the Cortex[®]-M33 processor.

This document includes the register names defined by the CMSIS, and short descriptions of the CMSIS functions that address the processor core and the core peripherals.

Note:

This document uses the register short names that are defined by the CMSIS. In a few cases these short names differ from the architectural short names that might be used in other documents.

2.2 Cortex® M33 configurations

Table 17 shows the Cortex®-M33 configuration for the products listed in Table 1.

Table 17. Cortex® M33 configuration

Features	STM32L5xx	STM32U5xx	STM32H5xx	STM32MP25xx	STM32U3xx
Security extension (TrustZone)			Yes ⁽¹⁾⁽²⁾		

PM0264 - Rev 5 page 19/237



Features	STM32L5xx	STM32U5xx	STM32H5xx	STM32MP25xx	STM32U3xx
DSP		Yes			
Floating Point Unit		Yes, si	ngle precision floating	point unit	
MPU	,	regions), MPU (8 regions)	MPU secure (12 regions) ⁽²⁾ , MPU nonsecure (8 regions)	MPU secure (16 regions), MPU nonsecure (16 regions)	MPU secure (12 regions), MPU nonsecure (8 regions)
SAU	8 regions ⁽²⁾				
Interrupt priority levels	8			16	
Number of IRQ	109	Up to 141	Up to 134	Up to 320	Up to 96
WIC		'	Not implemented	'	1
CTI	Yes				
Debug	JTAG and serial-wire debug ports 8 breakpoints and 4 watchpoints.				
ITM support	Data trace (DWT), and instrumentation trace (ITM)				
ETM support		I	Instruction trace interfa	ice	

^{1.} The TrustZone is enabled by setting the TZEN option bit.

2.3 Memory model

The Cortex®-M33 processor has a fixed default memory map that provides up to 4GB of addressable memory.

PM0264 - Rev 5 page 20/237


^{2.} STM32H503 devices have no TrustZone



2.3.1 Processor memory map

The Cortex-M33 processor memory map.

Figure 5. Cortex-M33 processor memory map



The processor reserves regions of the *Private peripheral bus* (PPB) address range for core peripheral registers.

PM0264 - Rev 5 page 21/237



2.3.2 Memory regions, types, and attributes

The memory map and the programming of the Secure and nonsecure MPUs splits memory into regions. If your implementation has an MPU or has the Security Extension MPUs, programming the relevant MPUs splits memory into regions.

The memory types are:

Normal

The processor can reorder transactions for efficiency, or perform Speculative reads.

Device

The processor preserves transaction order relative to other transactions to Device memory.

The additional memory attributes include:

Shareable

For a shareable memory region, the memory system might provide data synchronization between bus masters in a system with multiple bus masters, for example, a processor with a DMA controller.

If multiple bus masters can access a Non-shareable memory region, software must ensure data coherency between the bus masters.

Device memory is always Shareable.

<This description is required only if the device is likely to be used in systems where memory is shared between multiple processors.>

Execute Never (XN)

Means that the processor prevents instruction accesses. A MemManage fault exception is generated on executing an instruction fetched from an XN region of memory.

2.3.3 Device memory

Device memory must be used for memory regions that cover peripheral control registers. Some of the optimizations that are permitted for Normal memory, such as access merging or repeating, can be unsafe for a peripheral register.

The Device memory type has several attributes:

G or nG

Gathering or non-Gathering. Multiple accesses to a device can be merged into a single transaction except for operations with memory ordering semantics, for example, memory barrier instructions, load acquire/store release.

R or nR

Reordering or non-Reordering.

E or nE

Early Write Acknowledgement or no Early Write Acknowledgement.

For the Cortex-M33 processor, only two combinations of these attributes are valid:

- Device-nGnRnE.
- Device-nGnRE.

Note:

- Device-nGnRnE is equivalent to Armv7-M Strongly Ordered memory type
- Device-nGnRE is equivalent to Armv7-M Device memory.
- Device-nGRE and Device-GRE are new to the Armv8-M architecture.

Typically, peripheral control registers must be either Device-nGnRE or Device-nGnRnE to prevent reordering of the transactions in the programming sequences.

Note:

Device memory is shareable, and must not be cached.

2.3.4 Secure memory system and memory partitioning

In an implementation with the Security Extension, the Security Attribution Unit (SAU) and Implementation Defined Attribution Unit (IDAU) partition the 4GB memory space into Secure and nonsecure memory regions.

Note:

The partitioning of the memory into Secure and nonsecure regions is independent of the Security state that the processor executes in. See Section 2.5: Security state switches for more information on Security state.

Secure memory partitioning

Secure addresses are used for memory and peripherals that are only accessible by Secure software or Secure masters. Transactions are deemed to be secure if they are to an address that is defined as Secure. Illegitimate accesses that are made by nonsecure software to Secure memory are blocked and raise an exception.

PM0264 - Rev 5 page 22/237



Nonsecure Callable (NSC)

NSC is a special type of Secure location that is permitted to hold an SG instruction to enable software to transition from nonsecure to Secure state. The inclusion of NSC memory locations removes the need for Secure software creators to allow for the accidental inclusion of SG instructions, or data sharing encoding values, in normal Secure memory by restricting the functionality of the SG instruction to NSC memory only.

Nonsecure (NS)

Nonsecure addresses are used for memory and peripherals accessible by all software running on the device.

Transactions are deemed to be nonsecure if they are to an address that is defined as nonsecure.

Note:

Transactions are deemed to be nonsecure even if secure software performs the access. Memory accesses initiated by Secure software to regions marked as nonsecure in the SAU IDAU are marked as nonsecure on the AHB bus.

The MPU is banked between Secure and nonsecure memory. For instructions fetches, addresses that are Secure are subject to the Secure MPU settings. Addresses that are nonsecure are subject to the nonsecure MPU settings. For data loads and data stores, accesses depend on the Security state of the processor. For example, if the processor is in Secure state the access is subject to the Secure MPU settings. If the processor is in nonsecure state the access is subject to the nonsecure MPU settings.

2.3.5 Behavior of memory accesses

Summary of the behavior of accesses to each region in the memory map.

Address range Memory region Memory type Shareability XN Description Executable region for program code. 0x00000000-0x1FFFFFF Code Normal Non-shareable You can also put data here. Executable region for data. You can 0x20000000-0x3FFFFFF **SRAM** Normal Non-shareable also put code here. Device, 0x40000000-0x5FFFFFF Peripheral Shareable XN On-chip device memory. nGnRE 0x60000000-0x9FFFFFF RAM Non-shareable Executable region for data. Normal Device. 0xA0000000-0xDFFFFFF External device Shareable XN External device memory. nGnRE This region includes the SCS, NVIC, Private Peripheral Device. MPU, ŠAU, BPU, ITM, and DWT 0xE0000000-0xE003FFFF Shareable XN Bus nGnRnE registers. This region is for debug components Device. 0xE0040000-0xE0043FFF Device Shareable XN and can include the ETM, CTI, and nGnRnE TPIU configuration registers or none. Private Peripheral Device. 0xE0044000-0xE00FFFFF Shareable XN This region includes the ROM tables. nGnRnF Bus Device 0xE0100000-0xFFFFFFFF Vendor_SYS Shareable XN Vendor specific. nGnRF

Table 18. Memory access behavior

Note:

For more information on memory types, see Section 2.3.2: Memory regions, types, and attributes.

The Code, SRAM, and RAM regions can hold programs.

The MPU can override the default memory access behavior described in this section.

2.3.5.1 Additional memory access constraints for caches and shared memory

When a system includes caches or shared memory, some memory regions have additional access constraints, and some regions are subdivided.

This behavior is shown by the following table:

PM0264 - Rev 5 page 23/237



Table 19. Memor	y region shareability	y and cache policies
-----------------	-----------------------	----------------------

Address range	Memory region	Memory type	Shareability	Cache policy
0x00000000-0x1FFFFFF	Code	Normal	-	WT
0x20000000-0x3FFFFFF	SRAM	Normal	-	WBWA
0x40000000-0x5FFFFFF	Peripheral	Device	Shareable	-
0x60000000-0x7FFFFFF	RAM	Normal	-	WBWA
0x80000000-0x9FFFFFF	NAIVI			WT
0xA0000000-0xDFFFFFF	External device	Device	Shareable	-
0xE0000000-0xE003FFFF	Private Peripheral Bus	Device	Shareable	-
0xE0040000-0xE0043FFF	Device	Device	Shareable	-
0xE0044000-0xE00EFFFF	Private Peripheral Bus	-	Shareable	Device
0xF0000000-0xFFFFFFF	Vendor_SYS	Device	Shareable	Device

Note: For more information on memory types and shareability, see Section 2.3.2: Memory regions, types, and attributes.

2.3.6 Software ordering of memory accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions.

In the Cortex-M33 processor this behavior can occur because of two reasons:

- Memory or devices in the memory map might have different wait states.
- Some memory accesses associated with instruction fetches are speculative.

Section 2.3.3: Device memory describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, software must include memory barrier instructions to force that ordering.

The processor provides the following memory barrier instructions:

DMB The Data Memory Barrier (DMB) instruction ensures that outstanding memory transactions

complete before subsequent memory transactions.

The Data Synchronization Barrier (DSB) instruction ensures that outstanding memory

transactions complete before subsequent instructions execute.

The Instruction Synchronization Barrier (ISB) ensures that the effect of any context-changing

operations is recognizable by subsequent instructions.

The following are examples of using memory barrier instructions:

Exception vector andIf the program changes an entry in the vector table, and then enables the corresponding exception, use a DMB instruction between the operations. This ensures that if the exception

exception, use a DMB instruction between the operations. This ensures that if the exception is taken immediately after being enabled, then the processor uses the new exception vector.

If the program updates the value of the VTOR, use a DMB instruction to ensure that the new vector table is used for subsequent exceptions.

Self-modifying code If a program contains self-modifying code, use a DSB instruction followed by an ISB instruction

immediately after the code modification in the program. This ensures subsequent instruction

execution uses the updated program.

Memory map switching
If the system contains a memory map switching mechanism, use a DSB instruction followed by

an ${\tt ISB}$ instruction after switching the memory map. This ensures subsequent instruction

execution uses the updated memory map.

MPU programming Use a DSB followed by an ISB instruction or exception return to ensure that the new MPU

configuration is used by subsequent instructions.

PM0264 - Rev 5 page 24/237



SAU programming

Use a DSB followed by an ISB instruction or exception return to ensure that the SAU configuration is used by subsequent instructions.

2.3.7 Memory endianness

The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0-3 hold the first stored word, and bytes 4-7 hold the second stored word. Little-endian format in Figure 6 describes how words of data are stored in memory.

Little-endian format

In little-endian format, the processor stores the *least significant byte* (lsbyte) of a word at the lowest-numbered byte, and the *most significant byte* (msbyte) at the highest-numbered byte.

Memory Register 0 1615 8 7 Address Α B₀ Isbyte ВЗ B0 A+1 A+2 B2 A+3 ВЗ msbyte

Figure 6. Little-endian example

2.3.8 Synchronization primitives

The instruction set support for the processor includes pairs of *synchronization primitives*. These provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. Software can use them to implement semaphores or an exclusive read-modify-write memory sequence.

Instructions in synchronization primitives

A pair of synchronization primitives contains the following:

Α	Loa	d-Exc	lusive
in	stru	ction	

Used to read the value of a memory location, requesting exclusive access to that location.

A Store-Exclusive instruction

Used to attempt to write to the same memory location, returning a status bit to a register. If this bit is:

struction

It indicates that the thread or process gained exclusive access to the memory, and the write succeeded.

1

n

It indicates that the thread or process did not gain exclusive access to the memory, and no write was performed.

Load-Exclusive and Store-Exclusive instructions

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions:
 - LDAEX and STLEX.
 - LDREX and STREX.
- The halfword instructions:
 - LDAEXH and STLEXH.
 - LDREXH and STREXH.

PM0264 - Rev 5 page 25/237



0

- The byte instructions:
 - LDAEXB and STLEXB.
 - LDREXB and STREXB.

Performing an exclusive read-modify-write

Software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.

To perform an exclusive read-modify-write of a memory location, the software must:

- 1. Use a Load-Exclusive instruction to read the value of the location.
- 2. Modify the value, as required.
- 3. Use a Store-Exclusive instruction to attempt to write the new value back to the memory location.
- 4. Test the returned status bit. If this bit is:

The read-modify-write completed successfully.

No write was performed. This indicates that the value returned at step 1 might be out of date. The software must retry the entire read-modify-write sequence.

Implementing a semaphore

The software can use the synchronization primitives to implement a semaphore as follows:

- 1. Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is
- 2. If the semaphore is free, use a Store-Exclusive to write the claim value to the semaphore address.
- 3. If the returned status bit from step 2 indicates that the Store-Exclusive succeeded, then the software has claimed the semaphore. However, if the Store-Exclusive failed, another process might have claimed the semaphore after the software performed step 1.

Exclusive tags

The processor includes an exclusive access monitor, that tags the fact that the processor has executed a Load-Exclusive instruction. If the processor is part of a multiprocessor system with a global monitor, and the address is in a shared region of memory, then the system also globally tags the memory locations that are addressed by exclusive accesses by each processor.

The processor clears its exclusive access tag if:

- It executes a CLREX instruction.
- It executes a STREX or STLEX instruction, regardless of whether the write succeeds.
- An exception occurs. This means that the processor can resolve semaphore conflicts between different threads.

In a multiprocessor implementation:

- Executing a CLREX instruction clears only the local exclusive access tag for the processor.
- Executing a STREX or STLEX instruction, or an exception, clears the local exclusive access tags for the
 processor.
- Executing a STREX or STLEX instruction to a Shareable memory region can also clear the global exclusive access tags for the processor in the system.

For more information about the synchronization primitive instructions, see Section 3.12.10: LDREX and STREX and Section 3.12.12: CLREX.

A global exclusive access can be performed:

- In a Shared region if the MPU is implemented.
- By setting ACTLR.EXTEXCLALL. In this case, exclusive information is always sent externally.

In any other case, exclusive information is not sent on the AHB bus, HEXCL is 0, and only the local monitor is used.

If HEXCL is sent externally and there is no exclusive monitor for the corresponding memory region, then STREX and STLEX fails.

PM0264 - Rev 5 page 26/237



2.3.9 Programming hints for the synchronization primitives

ISO/IEC C cannot directly generate the exclusive access instructions. CMSIS provides intrinsic functions for generation of these instructions.

Table 20, CMSIS functions for exclusive access instructions

Instruction	CMSIS function
LDAEX	uint16_tLDAEX (volatile uint16_t * ptr)
LDAEXB	uint8_tLDAEXB (volatile uint8_t * ptr)
LDAEXH	uint16_tLDAEXH (volatile uint16_t * ptr)
LDREX	uint32_tLDREXW (uint32_t *addr)
LDREXB	uint8_tLDREXB (uint8_t *addr)
LDREXH	uint16_tLDREXH (uint16_t *addr)
STLEX	uint16_tSTLEX (uint16_t value, volatile uint16_t * ptr)
STLEXB	uint8_tSTLEXB (uint8_t value, volatile uint8_t * ptr)
STLEXH	uint16_tSTLEXH (uint16_t value, volatile uint16_t * ptr)
STREX	uint32_tSTREXW (uint32_t value, uint32_t *addr)
STREXB	uint8_tSTREXB (uint8_t value, uint8_t *addr)
STREXH	uint16_tSTREXH (uint16_t value, uint16_t *addr)
CLREX	voidCLREX (void)

For example:

```
uint16_t value;
uint16_t *address = 0x20001002;
value = __LDREXH (address);  // load 16-bit value from memory address 0x20001002
```

2.4 Exception model

This section contains information about different parts of the exception model such as exception types, exception priorities and exception states.

2.4.1 Exception states

Each exception is in one of the following states.

Inactive	active The exception is not active and not pending.			
Pending	The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.			
Active	An exception is being serviced by the processor but has not completed.			
	Note:	An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.		
Active and pending	and the complete of the property and property and the pro			

2.4.2 Exception types

This section describes the exception types for a processor with and without the Security Extension.

PM0264 - Rev 5 page 27/237



Reset

The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When either poweron or warm reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Secure state in Thread mode.

This exception is not banked between Security states.

NMI

A Non-Maskable Interrupt (NMI) can be signaled by a peripheral or triggered by software. It is permanently enabled and has a fixed priority of -2. NMI can only be preempted by reset and, when it is nonsecure, by a Secure HardFault.

If AIRCR.BFHFNMINS=0, then the NMI is Secure. If AIRCR.BFHFNMINS=1, then NMI is nonsecure.

HardFault

A HardFault is an exception that occurs because of an error during normal or exception processing. HardFaults have a fixed priority of at least -1, meaning they have higher priority than any exception with configurable priority.

This exception is not banked between Security states.

If AIRCR.BFHFNMINS=0, HardFault handles all faults that are unable to preempt the current execution. The HardFault handler is always Secure.

If AIRCR.BFHFNMINS=1, HardFault handles faults that target nonsecure state that are unable to preempt the current execution.

HardFaults that specifically target the Secure state when AIRCR.BFHFNMINS is set to 1 have a priority of -3 to ensure they can preempt any execution. A Secure HardFault at Priority -3 is only enabled when AIRCR.BFHFNMINS is set to 1. Secure HardFault handles Secure faults that are unable to preempt current execution.

MemManage

A MemManage fault is an exception that occurs because of a memory protection violation, compared to the MPU or the fixed memory protection constraints, for both instruction and data memory transactions. This fault is always used to abort instruction accesses to Execute Never (XN) memory regions.

This exception is banked between Security states.

BusFault

A BusFault is an exception that occurs because of a memory-related violation for an instruction or data memory transaction. This might be from an error that is detected on a bus in the memory system.

This exception is not banked between Security states.

If BFHFNMINS=0, BusFaults target the Secure state.

If BFHFNMINS=1, BusFaults target the nonsecure state.

UsageFault

A UsageFault is an exception that occurs because of a fault related to instruction execution. This includes:

- An undefined instruction.
- An illegal unaligned access.
- Invalid state on instruction execution.
- An error on exception return.

The following can cause a UsageFault when the core is configured by software to report them:

- An unaligned address on word and halfword memory access.
- Division by zero.

This exception is banked between Security states.

This exception is triggered by the various security checks that are performed. It is triggered, for example, when jumping from nonsecure code to an address in Secure code that is not marked as a valid entry point. Most systems choose to treat a SecureFault as a terminal condition that either halts or restarts the system. Any other handling of the SecureFault must be checked carefully to make sure that it does not inadvertently introduce a security vulnerability.

SecureFaults always target the Secure state.

SVCall

A Supervisor Call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.

This exception is banked between Security states.

PM0264 - Rev 5

SecureFault



DebugMonitor A DebugMonitor exception. If Halting debug is disabled and the debug monitor is enabled, a

debug event causes a DebugMonitor exception when the group priority of the DebugMonitor

exception is greater than the current execution priority.

PendSV PendSV is an asynchronous request for system-level service. In an OS environment, use

PendSV for context switching when no other exception is active.

This exception is banked between Security states.

SysTick A SysTick exception is an exception the system timer generates when it reaches zero. Software

can also generate a SysTick exception. In an OS environment, the processor can use this

exception as a system tick.

This exception is banked between Security states.

Interrupt (IRQ) An interrupt, or IRQ, is an exception signaled by a peripheral, or generated by a software

request. All interrupts are asynchronous to instruction execution. In the system, peripherals use

interrupts to communicate with the processor.

This exception is not banked between Security states. Secure code can assign each interrupt

to Secure or nonsecure state. By default all interrupts are assigned to Secure state.

Table 21. Properties of the different exception types with the Security Extension

Exception number (see notes)	IRQ number (see notes)	Exception type	Priority	Vector address	Activation
1	-	Reset	-4, the highest	0x00000004	Asynchronous
2	-14	NMI	-2	0x00000008	Asynchronous
		Secure HardFault when AIRCR.BFHFNMINS is 1	-3		
3	-13	Secure HardFault when AIRCR.BFHFNMINS is 0	-1	0x000000C	Synchronous
		HardFault	-1		
4	-12	MemManage	Configurable	0x00000010	Synchronous
5	-11	BusFault	Configurable	0x00000014	Synchronous
6	-10	UsageFault	Configurable	0x00000018	Synchronous
7	-9	SecureFault	Configurable	0x0000001C	Synchronous
8-10	-	Reserved	-	-	-
11	-5	SVCall	Configurable	0x0000002C	Synchronous
12	-4	DebugMonitor	Configurable	0x00000030	Synchronous
13	-	Reserved	-	-	-
14	-2	PendSV	Configurable	0x00000038	Asynchronous
15	-1	SysTick	Configurable	0x0000003C	Asynchronous
16 and above	0 and above	Interrupt (IRQ)	Configurable	0x00000040 and above. Increasing in steps of 4	Asynchronous

Note:

- To simplify the software layer, the CMSIS only uses IRQ numbers. It uses negative values for exceptions other than interrupts. The IPSR returns the Exception number, see Section 2.1.3.6.2: Interrupt Program Status Register.
- For configurable priority values, see Section 4.2.7: Interrupt Priority Registers.

For an asynchronous exception, other than reset, the processor can execute extra instructions between the moment the exception is triggered and the moment the processor enters the exception handler.

Privileged software can disable the exceptions that have configurable priority, as shown in the table above.

An exception that targets Secure state cannot be disabled by nonsecure code.

PM0264 - Rev 5 page 29/237



Reset

The exception model treats reset as a special form of exception. When either power-on or warm reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.

NMI

A *Non-Maskable Interrupt* (NMI) can be signaled by a peripheral or triggered by software. This is the highest priority exception other than reset. It is permanently enabled and has a fixed priority of -2. NMIs cannot be masked or preempted by any exception other than Reset.

HardFault

A HardFault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. HardFaults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.

MemManage

A MemManage fault is an exception that occurs because of a memory protection violation, compared to the MPU or the fixed memory protection constraints, for both instruction and data memory transactions. This fault is always used to abort instruction accesses to *Execute Never* (XN) memory regions.

BusFault

A BusFault is an exception that occurs because of a memory-related fault for an instruction or data memory transaction. This might be from an error that is detected on a bus in the memory system.

UsageFault

A UsageFault is an exception that occurs because of a fault related to instruction execution. This includes:

- An undefined instruction.
- An illegal unaligned access.
- Invalid state on instruction execution.
- An error on exception return.

The following can cause a UsageFault when the core is configured by software to report them:

- An unaligned address on word and halfword memory access.
- Division by zero.

SVCall

A Supervisor Call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.

DebugMonitor

A DebugMonitor exception. If Halting debug is disabled and the debug monitor is enabled, a debug event causes a DebugMonitor exception when the group priority of the DebugMonitor exception is greater than the current execution priority.

PendSV

PendSV is an asynchronous request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active.

SysTick

A SysTick exception is an exception the system timer generates when it reaches zero. Software can also generate a SysTick exception. In an OS environment, the processor can use this exception as a system tick.

Interrupt (IRQ)

An interrupt, or IRQ, is an exception signaled by a peripheral, or generated by a software request. All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor.

Table 22. Properties of the different exception type without the Security Extensions

E	xception number (see notes)	IRQ number (see notes)	Exception type	Priority	Vector address	Activation
1		-	Reset	-4, the highest	0x00000004	Asynchronous
2		-14	NMI	-2	0x00000008	Asynchronous
3		-13	HardFault	-1	0x000000C	Synchronous
4		-12	MemManage	Configurable	0x0000010	Synchronous



Exception number (see notes)	IRQ number (see notes)	Exception type	Priority	Vector address	Activation
5	-11	BusFault	Configurable	0x00000014	Synchronous when precise, asynchronous when imprecise
6	-10	UsageFault	Configurable	0x00000018	Synchronous
7-10	-	Reserved	-	-	-
11	-5	SVCall	Configurable	0x0000002C	Synchronous
12	-4	DebugMonitor	Configurable	0x00000030	Synchronous
13	-	Reserved	-	-	-
14	-2	PendSV	Configurable	0x00000038	Asynchronous
15	-1	SysTick	Configurable	0x0000003C	Asynchronous
16 and above	0 and above	Interrupt (IRQ)	Configurable	0x00000040 and above. Increasing in steps of 4	Asynchronous

Note:

- To simplify the software layer, the CMSIS only uses IRQ numbers. It uses negative values for exceptions other than interrupts. The IPSR returns the Exception number, see Section 2.1.3.6.2: Interrupt Program Status Register.
- For configurable priority values, see Section 4.2.7: Interrupt Priority Registers.

For an asynchronous exception, other than reset, the processor can execute extra instructions between the moment the exception is triggered and the moment the processor enters the exception handler.

Privileged software can disable the exceptions that have configurable priority, as shown in the table above.

2.4.3 **Exception handlers**

The exception handlers are the following:

(ISRs)

Interrupt Service Routines Interrupts IRQ0-IRQ479 are the exceptions that are handled by ISRs.

Each interrupt is configured by Secure software in Secure or nonsecure state, using NVIC ITNS.

Fault handler

The fault handler handles the following exceptions:

- HardFault.
- MemManage.
- BusFault.
- UsageFault.
- SecureFault.

There can be separate MemManage and UsageFault handlers in Secure and nonsecure state. The AIRCR.BFHFNMINS bit controls the target state for HardFault and BusFault. SecureFault always targets Secure State.

System handlers

The system handlers handle the following system exceptions:

- NMI.
- PendSV.
- SVCall.
- SysTick.

Most system handlers can be banked with separate handlers between Secure and nonsecure state. The AIRCR.BFHFNMINS bit controls the target state for NMI.

PM0264 - Rev 5 page 31/237



2.4.4 Vector table

The Vector Table Offset Register (VTOR) in the System Control Block (SCB) determines the starting address of the vector table. The VTOR is banked so there is a VTOR_S and a VTOR_NS. The initial values of VTOR_S and VTOR_NS are system design specific. The vector table used depends on the target state of the exception. For exceptions targeting the Secure state, VTOR_S is used. For exceptions targeting the nonsecure state, VTOR_NS is used. The Vector Table Offset Register (VTOR) in the System Control Block (SCB) determines the starting address of the vector table.

The following figure shows the order of the exception vectors in the vector table. The least-significant bit of each vector is 1, indicating that the exception handler is written in Thumb code.

Exception number IRQ number Vector Offset 0х7вс 463 479 **IRQ479** 18 2 IRQ2 0x48 17 1 IRQ1 0x44 16 0 IRQ0 0x40 SysTick 0x3C 15 -1 -2 PendSV 0x38 14 Reserved 0x30 13 12 -4 DebugMonitor **SVCall** 11 -5 0x2C 10 9 Reserved 8 0x18 6 -11 UsageFault 0x14 **BusFaults** 5 -12 4 -13 MemManage 0x103 -13 HardFault 0x0C 2 0x08 -14 NMI Reset 0x04 1 Initial SP value 0x00

Figure 7. Vector table

On system reset the vector table is set to the value of the external INITNSVTOR bus. Privileged software can write to VTOR to relocate the vector table start address to a different memory location, in the range 0x00000000 to 0xFFFFFF80, assuming access is allowed by the external LOCKNSVTOR pin.

The silicon vendor must configure the required alignment, which depends on the number of interrupts implemented. The minimum alignment is 32 words, enough for up to 16 interrupts. For more interrupts, adjust the alignment by rounding up to the next power of two. For example, if you require 21 interrupts, the alignment must be on a 64-word boundary because the required table size is 37 words, and the next power of two is 64.

The following figure shows the order of the exception vectors in the Secure and nonsecure vector tables. The least-significant bit of each vector is 1, indicating that the exception handler is written in Thumb code.

PM0264 - Rev 5 page 32/237



Figure 8. Vector table

Exception number	IRQ number	Secure Vector	Non-secure Vector	Offset
463	479	IRQ479	IRQ479	0х7вс
	<u></u>	*	·	≈
			•	•
18	2	IRQ2	IRQ2	0x48
17	1	IRQ1	IRQ1	0x44
16	0	IRQ0	IRQ0	0x40
15	-1	SysTick_S	SysTick_NS	0x3C
14	-2	PendSV_S	PendSV_NS	0x38
13		Reserved	Reserved	0x30
12	-3	DebugMonitor	DebugMonitor	
11	-5	SVCall_S	SVCall_NS	0x2c
10				
9		Reserved		
8			Reserved	
7	-9	SecureFault		0x1C
6	-11	UsageFault_S	UsageFault_NS	0x18
5	-12	BusFault_S	BusFault_NS	0x14
4	-13	MemManage_S	MemManage_NS	0x10
3	-13	HardFault_S	HardFault_NS	0x0C
2	-14	NMI_S	NMI_NS	0x08
1		Re	set	0x04
		Initial S	P value	0x00

Because reset always targets Secure state, the nonsecure Reset and nonsecure Initial SP value are ignored by the hardware.

On system reset, the nonsecure vector table is set to the value of the external INITNSVTOR bus, and the Secure vector table is set to the value of the external INITSVTOR bus. Privileged software can write to VTOR_S and VTOR_NS to relocate the vector table start address to a different memory location, in the range 0x00000000 to 0xFFFFFF80, assuming access is allowed by the external LOCKNSVTOR and LOCKSVTAIRCR pins respectively.

The silicon vendor must configure the required alignment of the vector tables, which depends on the number of interrupts implemented. The minimum alignment is 32 words, enough for up to 16 interrupts. For more interrupts, adjust the alignment by rounding up to the next power of two. For example, if you require 21 interrupts, the alignment must be on a 64-word boundary because the required table size is 37 words, and the next power of two is 64.

2.4.5 Exception priorities

All exceptions have an assigned priority that is used to control both pre-emption and prioritization between pending exceptions. A lower priority value indicates a higher priority. You can configure priorities for all exceptions except Reset, HardFault, and NMI.

PM0264 - Rev 5 page 33/237



If software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities, see:

- Section 4.3.10: System Handler Priority Registers.
- Section 4.2.7: Interrupt Priority Registers.

Note:

Configurable priorities are in the range 0-255. The Reset, HardFault, and NMI exceptions, with fixed negative priority values always have higher priority than any other exception.

<Directions for licensee: The 0-255 number is a licensee-configured value. If the device implements fewer than 8 bits of priority, the licensee must change the number 0-255 to 127, 63, 31, 15 or 7 to correspond to the number of bits implemented (7 down to 3 respectively).>

For configurable priority exceptions, the target Security state also affects the programmed priority. Depending on the value of AIRCR.PRIS, the priority can be extended.

In Table 23, the values in columns 2 and 3 must match, and increase from zero in increments of 32. The values in column 4 start from 128 and increase in increments of 16.

Table 23. Extended priority when the number of interrupt priority levels is 8

Priority value [7:5]	Secure priority	Nonsecure priority when AIRCR.PRIS = 0	Nonsecure priority when AIRCR.PRIS = 1
0	0	0	128
1	32	32	144
2	64	64	160
3	96	96	176
4	128	128	192
5	160	160	208
6	192	192	224
7	224	224	240

In Table 24, the values in columns 2 and 3 must match, and increase from zero in increments of 16. The values in column 4 start from 128 and increase in increments of 8.

Table 24. Extended priority when the number of interrupt priority levels is 16

Priority value [7:4]	Secure priority	Nonsecure priority when AIRCR.PRIS = 0	Nonsecure priority when AIRCR.PRIS = 1
0	0	0	128
1	16	16	136
2	32	32	144
3	48	48	152
4	64	64	160
5	80	80	168
6	96	96	176
7	112	112	184
8	128	128	192
9	144	144	200
10	160	160	208
11	176	176	216
12	192	192	224
13	208	208	232

PM0264 - Rev 5 page 34/237



Priority value [7:4]	Secure priority	Nonsecure priority when AIRCR.PRIS = 0	Nonsecure priority when AIRCR.PRIS = 1
14	224	224	240
15	240	240	248

Assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

2.4.6 Interrupt priority grouping

To increase priority control in systems with interrupts, the NVIC supports priority grouping. This divides each interrupt priority register entry into two fields, an upper field that defines the *group priority*, and a lower field that defines a *subpriority* within the group.

Only the group priority determines pre-emption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not pre-empt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

If a pending Secure exception and a pending nonsecure exception both have the same group priority field value, the same subpriority field value, and the same exception number, the Secure exception takes precedence.

2.4.7 Exception entry and return

Descriptions of exception handling use the following terms.

Preemption An exception can preempt the current execution if its priority is higher than the current

execution priority.

When one exception preempts another, the exceptions are called nested exceptions.

Return This occurs when the exception handler is completed.

The processor pops the stack and restores the processor state to the state it had before the

interrupt occurred.

Tail-chaining This mechanism speeds up exception servicing. On completion of an exception handler or

during the return operation, if there is a pending exception that meets the requirements for exception entry, then the stack pop is skipped and control transfers directly to the new

exception handler.

Late arriving interrupts This mechanism speeds up preemption. If a higher priority exception occurs during state saving

for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving may be affected by the late arrival depending on the stacking requirements of the original exception and the late-arriving exception. On return from the exception handler of the late-arriving exception, the normal tail-

chaining rules apply.

2.4.7.1 Exception entry

Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode, or the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means that the exception has higher priority than any limits set by the mask registers. An exception with lower priority than this is pending but is not handled by the processor.

PM0264 - Rev 5 page 35/237



When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as *stacking* and the structure of the data stacked is referred as the *stack frame*.


If the floating-point context is active, the Cortex-M33 processor can automatically stack the architected floating-point state on exception entry. The following figure shows the Cortex-M33 processor stack frame layout when an interrupt or an exception is preserved on the stack:

- with floating-point state.
- without floating-point state.

implementations without an FPU.

Note: Where stack space for floating-point state is not allocated, the stack frame is the same as that of Armv8-M

Figure 9. Stack frame when an interrupt or an exception is preserved on the stack with or without floatingpoint state



[†] Or at offset 0x6C if at a word-aligned but not doubleword-aligned address.

When a nonsecure exception preempts a Secure context, additional context is saved onto the stack and the stacked registers are cleared to ensure no Secure data is available to nonsecure software.


If the Security Extension is implemented, when a nonsecure exception preempts software running in a Secure state, additional context is saved onto the stack and the stacked registers are cleared to ensure no Secure data is available to nonsecure software, as the following figure shows.

PM0264 - Rev 5 page 36/237

^{††}Or at offset 0x24 if at a word-aligned but not doubleword-aligned address.



Figure 10. Stack frame extended to save additional context when the Security Extension is implemented



[†] Or at offset 0x4C if at a word-aligned but not doubleword-aligned address.

If the floating-point context is active, the Cortex-M33 processor automatically stacks floating-point state in the stack frame. There are two frame formats that contain floating-point context. If an exception is taken from Secure state and FPCCR.TS is set, the additional floating-point context is stacked. In all other cases, only the standard floating-point context is stacked, as the following figure shows.


Note:

The conditions that trigger saving additional FP context are different from those that trigger additional integer context.

PM0264 - Rev 5 page 37/237



Figure 11. Extended exception stack frame



The Stack pointer of the interrupted thread or handler is always used for stacking the state before the exception is taken. For example if an exception is taken from Secure state to a nonsecure handler the Secure stack pointer is used to save the state.

Immediately after stacking, the stack pointer indicates the lowest address in the stack frame.

The stack frame includes the return address. This is the address of the next instruction in the interrupted program. This value is restored to the PC at exception return so that the interrupted program resumes.

PM0264 - Rev 5 page 38/237



In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC_RETURN value to the LR. This value is used to trigger exception return when the exception handler is complete.

If no higher priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher priority exception occurs during exception entry, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception. This is the late arrival case.

2.4.7.2 Exception return

Exception return occurs when the processor is in Handler mode and execution of one of the following instructions attempts to set the PC to an EXC_RETURN value:

- A POP or LDM instruction that loads the PC.
- An LDR instruction that loads the PC
- A BX instruction using any register.

The processor saves an EXC_RETURN value to the LR on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. When the processor loads a value matching this pattern to the PC it detects that the operation is not a normal branch operation and, instead, that the exception is complete. As a result, it starts the exception return sequence. Bits[6:0] of the EXC_RETURN value indicate the required return stack, processor mode, Security state, and stack frame as the following table shows.

Table 25. Exception return behavior

Bits	Name	Function
[24:24]	PREFIX	Indicates that this is an EXC_RETURN value.
[31:24]	PREFIX	This field reads as 0b111111111.
[23:7]	-	Reserved, RES1.
		Indicates whether registers have been pushed to a Secure or nonsecure stack.
[6]	S	Nonsecure stack used.
		1 Secure stack used.
		Indicates whether the default stacking rules apply, or whether the callee registers are already on the stack.
[5]	DCRS	O Stacking of the callee saved registers is skipped.
		1 Default rules for stacking the callee registers are followed.
	FType	In a PE with the Main and Floating-point Extensions:
		The PE allocated space on the stack for FP context.
[4]		1 The PE did not allocate space on the stack for FP context.
		In a PE without the Floating-point Extension, this bit is Reserved, RES1.
		Indicates the mode that was stacked from.
[3]	Mode	0 Handler mode.
		1 Thread mode.
		Indicates which stack contains the exception stack frame.
[2]	SPSEL	Main stack pointer.
		1 Process stack pointer.
[1]	-	Reserved, RESO.

PM0264 - Rev 5 page 39/237



Bits	Name	Function			
		Indicates the Security state the exception was taken to.			
[0]	[0] ES 0 Nonsecure.				
		1 Secure.			

The processor saves an EXC_RETURN value to the LR on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. When the processor loads a value matching this pattern to the PC it detects that the operation is not a normal branch operation and, instead, that the exception is complete. As a result, it starts the exception return sequence. Bits[6:0] of the EXC_RETURN value indicate the required return stack, processor mode, and stack frame as the following table shows.

Table 26. Exception return behavior

Bits	Name	Function			
[31:24]	PREFIX	Indicates that this is an EXC_RETURN value.			
[31.24]	FRLITA	This field reads as 0b111111111.			
[23:7]	-	Reserved, RES1.			
[6]	-	Reserved, RESO.			
[5]	-	Reserved, RES1.			
		In a PE with the Main and Floating-point Extensions:			
	FType	The PE allocated space on the stack for FP context.			
[4]		1 The PE did not allocate space on the stack for FP context.			
		In a PE without the Floating-point Extension, this bit is Reserved, RES1.			
		Indicates the mode that was stacked from.			
[3]	Mode	0 Handler mode.			
		1 Thread mode.			
		Indicates which stack contains the exception stack frame.			
[2]	SPSEL	Main stack pointer.			
		1 Process stack pointer.			
[1:0]	-	Reserved, RESO.			

2.5 Security state switches

The following table presents the possible security transitions, the instructions that can cause them, and any faults that may be generated.

Table 27. Security state transitions


Current Security state	Security attribute of the branch target address	Security state change		
Secure	Nonsecure	Change to nonsecure state if the branch was a ${\tt BXNS}$ or ${\tt BLXNS}$ instruction, with the lsb of its target address set to 0.		
		Otherwise, a SecureFault is generated.		
Nonsecure Secure and nonsecure callable		Change to Secure state if the branch target address contains an SG instruction. If the target address does not contain an SG a SecureFault is generated.		
Nonsecure	Secure and not nonsecure callable	A SecureFault is generated.		

PM0264 - Rev 5 page 40/237



The following figure shows the Security state transitions:

Figure 12. Security state transitions



Secure software can call a nonsecure function using the BLXNS instruction. When this happens, the LR is set to a special value called FNC_RETURN, and the return address and XPSR is saved onto the Secure stack. Return from nonsecure state to Secure state is triggered when one of the following instructions attempts to set the PC to an FNC RETURN value:

- A POP or LDM instruction that loads the PC.
- An LDR instruction that loads the PC.
- A BX instruction using any register.

When a return from nonsecure state to Secure state occurs the processor restores the program counter and XPSR from the Secure stack.

Any scenario not listed in the table triggers a SecureFault. For example:

- Sequential instructions that cross security attributes from Secure to nonsecure.
- A 32-bit instruction fetch that crosses regions with different security attributes.

2.6 Fault handling

Faults can occur on instruction fetches, instruction execution, and data accesses. When a fault occurs, information about the cause of the fault is recorded in various registers, according to the type of fault. Faults are a subset of the exceptions.

Faults are generated by:

- A bus error on:
 - An instruction fetch or vector table load.
 - A data access.
- An internally-detected error such as an undefined instruction.
- Attempting to execute an instruction from a memory region marked as Execute Never (XN).
- A privilege violation or an attempt to access an unmanaged region causing an MPU fault.
- A security violation.

2.6.1 Fault types reference table

The table shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates that the fault has occurred.

Table 28. Faults

Fault	Handler	Bit name	Fault status register
Bus error on a vector read	HardFault	VECTTBL	Section 4.3.13: HardFault Status Register

PM0264 - Rev 5 page 41/237



Fault	Handler	Bit name	Fault status register
Fault escalated to a hard fault	HardFault	FORCED	Section 4.3.13: HardFault Status Register
MPU or default memory map mismatch:		-	-
On instruction access		IACCVIOL (1)	
On data access	MemManage	DACCVIOL	
During exception stacking	Werniviariage	MSTKERR	Section 4.3.12.1: MemManage Fault Status Register
During exception unstacking		MUNSKERR	
During lazy floating-point state preservation		MLSPERR	
Bus error:		-	-
During exception stacking		STKERR	
During exception unstacking		UNSTKERR	
During instruction prefetch	BusFault	IBUSERR	Continue 4 2 42 2) Due Foult Status Degister
During lazy floating-point state preservation		LSPERR	Section 4.3.12.2: BusFault Status Register
Precise data bus error		PRECISERR	
Imprecise data bus error		IMPRECISERR	
Undefined instruction		UNDEFINSTR	
Attempt to enter an invalid instruction set state (2)		INVSTATE	
Invalid EXC_RETURN value	UsageFault	INVPC	Section 4.3.12.3: UsageFault Status Register
Illegal unaligned load or store		UNALIGNED	Register
Stack overflow flag		STKOF	
Divide By 0		DIVBYZERO	
Lazy state error flag		LSERR	
Lazy state preservation error flag		LSPERR	
Invalid transition flag		INVTRAN	
Attribution unit violation flag	SecureFault	AUVIOL	Section 4.5.7: Secure Fault Status Register
Invalid exception return flag		INVER	
Invalid integrity signature flag		INVIS	
Invalid entry point		INVEP	

- 1. Occurs on an access to an XN region even if the processor does not include an MPU or the MPU is disabled.
- 2. Attempting to use an instruction set other than the T32 instruction set or returns to a non load/store-multiple instruction with ICI continuation.

2.6.2 Fault escalation to HardFault

All fault exceptions other than HardFault have configurable exception priority. Software can disable execution of the handlers for these faults.

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler.

In some situations, a fault with configurable priority is treated as a HardFault. This is called *priority escalation*, and the fault is described as *escalated to HardFault*. Escalation to HardFault occurs when:

- A fault handler causes the same kind of fault as the one it is servicing. This escalation to HardFault occurs
 because a fault handler cannot preempt itself; it must have the same priority as the current execution
 priority level.
- A fault handler causes a fault with the same or lower priority as the fault it is servicing. This is because the handler for the new fault cannot preempt the currently executing fault handler.
- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.

PM0264 - Rev 5 page 42/237



n

A fault occurs and the handler for that fault is not enabled.

If a BusFault occurs during a stack push when entering a BusFault handler, the BusFault does not escalate to a HardFault. This means that if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

The faults and fixed priority exceptions are also designated as Secure or nonsecure under the control of AIRCR.BFHFMNINS. When AIRCR.BFHFMNINS is set to:

BusFaults and fixed priority exceptions are designated as Secure. The exceptions retain the prioritization of HardFault at -1 and NMI at -2.

BusFaults and fixed priority exceptions are designated as nonsecure. In this case, Secure HardFault is introduced at priority -3 to ensure that faults that target Secure state are recognized.

The nonsecure state cannot inhibit BusFaults and fixed priority exceptions which target Secure state. Therefore when faults and fixed priority exceptions are Secure, nonsecure FAULTMASK (FAULTMASK_NS) only inhibits programmable priority exceptions, making it equivalent to nonsecure PRIMASK (PRIMASK_NS).

Nonsecure programmable priority exceptions are mapped to the regular priority range 0-255, if AIRCR.PRIS is clear. Nonsecure programmable priority exceptions are mapped to the bottom half the regular priority range, 128-255, if AIRCR.PRIS is set to 1. Therefore the FAULTMASK_NS sets the execution priority to 0 or 80, according to AIRCR.PRIS, to mask the nonsecure programmable priority exception only.

When BusFaults and fixed priority exceptions are Secure, FAULTMASK_S sets execution priority to -1 to inhibit everything up to and including HardFault.

When BusFaults and fixed priority exceptions are designated as nonsecure, FAULTMASK_NS boosts priority to -1 to inhibit everything up to nonsecure HardFault at priority -1, while FAULTMASK_S boosts priority to -3 to inhibit all faults and fixed priority exceptions including the Secure HardFault at priority -3.

Note: Only Reset can preempt the fixed priority Secure HardFault when AIRCR.BFHFNMINS is set to 1. A Secure HardFault when AIRCR.BFHFNMINS is set to 1 can preempt any exception other than Reset. A Secure HardFault when AIRCR.BFHFNMINS is set to 0 can preempt any exception other than Reset, NMI, or another HardFault.

2.6.3 Fault status registers and fault address registers

The fault status registers indicate the cause of a fault. For BusFaults, and MemManage faults, the fault address register indicates the address that is accessed by the operation that caused the fault. The fault status registers indicate the cause of a fault. For BusFaults, SecureFaults, and MemManage faults, the fault address register indicates the address that is accessed by the operation that caused the fault.

The processor has two physical fault address registers. One shared between the MMFAR_S, SFAR, and BFAR (only if AIRCR.BFHFNMINS is set to 0), and the other shared between the MMFAR_NS and BFAR (only if AIRCR.BFHFNMINS is set to 1). These are targeted by Secure and nonsecure faults respectively.

The processor has one physical fault address register. It is shared between the MMFAR and BFAR.

For each physical fault address register, it is only possible to report the address of one fault at a time. Each fault address register is updated when one of the *FARVALID bits is set for their respective faults in the associated *FSR register. Any fault that targets a fault address register with one of its *FARVALID bits already set does not update the fault address. The *FARVALID bits must be cleared before another fault address can be reported.

The following table shows the fault status and fault address registers.

Table 29. Fault status and fault address registers

Handler	Status register name	Address register name	Register description
HardFault	HFSR	-	Section 4.3.13: HardFault Status Register
MemManage	MMFSR ⁽¹⁾	MMFAR ⁽¹⁾	Section 4.3.12.1: MemManage Fault Status Register Section 4.3.14: MemManage Fault Address Register
BusFault	BFSR	BFAR	Section 4.3.12.2: BusFault Status Register Section 4.3.15: BusFault Address Register
UsageFault	UFSR ⁽¹⁾	-	Section 4.3.12.3: UsageFault Status Register



Handler	Status register name	Address register name	Register description		
SecureFault	SFSR	SFAR	Section 4.5.7: Secure Fault Status Register		
		SFAR	Section 4.5.8: Secure Fault Address Register		

^{1.} MMFSR, MMFAR, and UFSR are banked between Security states.

2.6.4 Lockup

The processor enters a lockup state if a fault occurs when it cannot be serviced or escalated. When the processor is in lockup state, it does not execute any instructions.

The processor remains in lockup state until either:

- It is reset.
- Preemption by a higher priority exception occurs.
- It is halted by a debugger.

Note:

0

1

If lockup state occurs from a Secure HardFault when AIRCR.BFHFNMINS is set to 1 or the NMI handler, a subsequent NMI does not cause the processor to leave lockup state.

2.7 Power management

The Cortex-M33 processor supports modes for sleep and deep sleep that reduce power consumption. Sleep mode stops the processor clock. Deep sleep mode stops the system clock and switches off the PLL and flash memory.

The SCR.SLEEPDEEP bit selects which sleep mode is used. For more information about the behavior of the sleep modes, see Section 4.3.8: System Control Register.

2.7.1 Entering sleep mode

The system can generate spurious wake-up events. Therefore, software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

2.7.1.1 Wait for interrupt

The *wait for interrupt* instruction, WFI, causes immediate entry to sleep mode unless the wake-up condition is true. When the processor executes a WFI instruction, it stops executing instructions and enters sleep mode.

2.7.1.2 Wait for event

The *wait for event* instruction, WFE, causes entry to sleep mode depending on the value of a one-bit event register.

When the processor executes a WFE instruction, it checks the value of the event register:

The processor stops executing instructions and enters sleep mode.

The processor clears the register to 0 and continues executing instructions without entering sleep mode.

If the event register is 1, it indicates that the processor must not enter sleep mode on execution of a WFE instruction. Typically, this is because an external event signal is asserted, or a processor in the system has executed an SEV instruction.

2.7.1.3 Sleep-on-exit

If the SLEEPONEXIT bit of the SCR is set to 1, when the processor completes the execution of all exception handlers, it immediately enters sleep mode without restoring the Thread context from the stack. Use this mechanism in applications that only require the processor to run when an exception occurs.

2.7.2 Wake-up from sleep mode

The conditions for the processor to wake up depend on the mechanism that causes it to enter sleep mode.

PM0264 - Rev 5 page 44/237



2.7.2.1 Wake-up from WFI or sleep-on-exit

Normally, the processor wakes up only when it detects an exception with sufficient priority to cause exception entry. Some embedded systems might have to execute system restore tasks after the processor wakes up, and before it executes an interrupt handler. To achieve this set the PRIMASK bit to 1 and the FAULTMASK bit to 0. If an interrupt arrives that is enabled and has a higher priority than the current exception priority, the processor wakes up but does not execute the interrupt handler until the processor sets PRIMASK to zero.

2.7.2.2 Wake-up from WFE

Conditions which cause the processor to wakeup from WFE.

The processor wakes up if:

- It detects an exception with sufficient priority to cause exception entry.
- It detects an external event signal.
- In a multiprocessor system, another processor in the system executes an SEV instruction.

In addition, if the SEVONPEND bit in the SCR is set to 1, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception entry.

2.7.3 The external event input

The processor provides an external event input signal. Peripherals can drive this signal, either to wake the processor from WFE, or to set the internal WFE event register to 1 to indicate that the processor must not enter sleep mode on a later WFE instruction.

2.7.4 Power management programming hints

ISO/IEC C cannot directly generate the WFI and WFE instructions.

The CMSIS provides the following functions for these instructions:

```
void __WFE(void) // Wait for Event
void _ WFI(void) // Wait for Interrupt
```

PM0264 - Rev 5 page 45/237



The Cortex®-M33 Instruction Set

3.1 Instruction set summary

The T32 instruction set is supported by the Cortex-M33 processor.

Note: In the following table:

- Angle brackets, <>, enclose alternative forms of the operand.
- The Operands column is not exhaustive.
- Op2 is a flexible second operand that can be either a register or a constant.
- Most instructions can use an optional condition code suffix.

For more information on the instructions and operands, see the instruction descriptions.

Table 30. Cortex-M33 instruction set summary

Mnemonic	Operands	Brief description	Flags	Page
ADC, ADCS	{Rd,} Rn, Op2	Add with Carry	N,Z,C,V	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
ADD, ADDW	{Rd,} Rn, #imm12	Add	-	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
ADR	Rd, label	Address to Register	-	Section 3.12.1: ADR
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C	Section 3.4.2: AND, ORR, EOR, BIC, and ORN
ASR, ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic Shift Right	N,Z,C	Section 3.4.3: ASR, LSL, LSR, ROR, and RRX
B {cond}	label	Branch (conditionally)	-	Section 3.9.2: B, BL, BX, and BLX
BFC	Rd, #lsb, #width	Bit Field Clear	-	Section 3.8.1: BFC and BFI
BFI	Rd, Rn, #lsb, #width	Bit Field Insert	-	Section 3.8.1: BFC and BFI
BIC, BICS	{Rd,} Rn, Op2	Bit Clear	N,Z,C	Section 3.4.2: AND, ORR, EOR, BIC, and ORN
BKPT	#imm8	Breakpoint	-	Section 3.11.1: BKPT
BL	label	Branch with Link	-	Section 3.9.2: B, BL, BX, and BLX
BLX	Rm	Branch indirect with Link and Exchange	-	Section 3.9.2: B, BL, BX, and BLX
BLXNS	Rm	Branch indirect with Link and Exchange, nonsecure	-	Section 3.9.3: BXNS and BLXNS
BX	Rm	Branch and Exchange	-	Section 3.9.2: B, BL, BX, and BLX
BXNS	Rm	Branch and Exchange, nonsecure	-	Section 3.9.3: BXNS and BLXNS
CBNZ	Rn, label	Compare and Branch on Non Zero	-	Section 3.9.4: CBZ and CBNZ
CBZ	Rn, label	Compare and Branch on Zero	-	Section 3.9.4: CBZ and CBNZ
CLREX	-	Clear Exclusive	-	Section 3.12.12: CLREX
CLZ	Rd, Rm	Count Leading Zeros	-	Section 3.4.4: CLZ
CMN	Rn, Op2	Compare Negative	N,Z,C,V	Section 3.4.5: CMP and CMN

PM0264 - Rev 5 page 46/237



Mnemonic	Operands	Brief description	Flags	Page
CMP	Rn, Op2	Compare	N,Z,C,V	Section 3.4.5: CMP and CMN
CPSID	i	Change Processor State, Disable Interrupts	-	Section 3.11.2: CPS
CPSIE	i	Change Processor State, Enable Interrupts	-	Section 3.11.2: CPS
DMB	{opt}	Data Memory Barrier	-	Section 3.11.4: DMB
DSB	{opt}	Data Synchronization Barrier	-	Section 3.11.5: DSB
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C	Section 3.4.2: AND, ORR, EOR, BIC, and ORN
FLDMDBX,FLDMIAX	Rn	FLDMX (Decrement Before, Increment After) loads	-	Section 3.10.1: FLDMDBX, FLDMIAX
FSTMDBX,FSTMIAX	Rn	FSTMX (Decrement Before, Increment After) stores	-	Section 3.10.2: FSTMDBX, FSTMIAX
ISB	{opt}	Instruction Synchronization Barrier	-	Section 3.11.6: ISB
IT	-	If Then condition block	-	Section 3.9.5: IT
LDA	Rd, [Rn]	Load-Acquire Word	-	Section 3.12.9: LDA and STL
LDAB	Rd, [Rn]	Load-Acquire Byte	-	Section 3.12.9: LDA and STL
LDAEX	Rd, [Rn]	Load-Acquire Exclusive Word	-	Section 3.12.11: LDAEX and STLEX
LDAEXB	Rd, [Rn]	Load-Acquire Exclusive Byte	-	Section 3.12.11: LDAEX and STLEX
LDAEXH	Rd, [Rn]	Load-Acquire Exclusive Halfword	-	Section 3.12.11: LDAEX and STLEX
LDAH	Rd, [Rn]	Load-Acquire Halfword	-	Section 3.12.9: LDA and STL
LDM	Rn{!}, reglist	Load Multiple	-	Section 3.12.6: LDM and STM
LDMDB, LDMEA	Rn{!}, reglist	Load Multiple Decrement Before	-	Section 3.12.6: LDM and STM
LDMIA, LDMFD	Rn{!}, reglist	Load Multiple, Increment After	-	Section 3.12.6: LDM and STM
LDR	Rt, [Rn, Rm {, LSL #shift}]	Load Register Word (register offset)	-	Section 3.12.3: LDR and STR, register offset
LDR	Rt, label	Load Register Word (literal)	-	Section 3.12.5: LDR, PC-relative
LDR, LDRT	Rt, [Rn, #offset]	Load Register Word (immediate offset, unprivileged)	-	Section 3.12.2: LDR and STR, immediate offset, Section 3.12.4: LDR and STR, unprivileged
LDRB	Rt, [Rn, Rm {, LSL #shift}]	Load Register Byte (register offset)	-	Section 3.12.3: LDR and STR, register offset
LDRB	Rt, label	Load Register Byte (literal)	-	Section 3.12.5: LDR, PC-relative
LDRB, LDRBT	Rt, [Rn, #offset]	Load Register Byte (immediate offset, unprivileged)	-	Section 3.12.2: LDR and STR, immediate offset, Section 3.12.4: LDR and STR, unprivileged
LDRD	Rt, Rt2, [Rn, #offset]	Load Register Dual (immediate offset)	-	Section 3.12.2: LDR and STR, immediate offset

PM0264 - Rev 5 page 47/237



Mnemonic	Operands	Brief description	Flags	Page
LDRD	Rt, Rt2, label	Load Register Dual (PC-relative)	-	Section 3.12.5: LDR, PC-relative
LDREX	Rt, [Rn, #offset]	Load Register Exclusive	-	Section 3.12.10: LDREX and STREX
LDREXB	Rt, [Rn]	Load Register Exclusive Byte	-	Section 3.12.10: LDREX and STREX
LDREXH	Rt, [Rn]	Load Register Exclusive Halfword	-	Section 3.12.10: LDREX and STREX
LDRH	<pre>Rt, [Rn, Rm {, LSL #shift}]</pre>	Load Register Halfword (register offset)	-	Section 3.12.3: LDR and STR, register offset
LDRH	Rt, label	Load Register Halfword (literal)	-	Section 3.12.5: LDR, PC-relative
LDRH, LDRHT	Rt, [Rn, #offset]	Load Register Halfword (immediate offset, unprivileged)	-	Section 3.12.2: LDR and STR, immediate offset, Section 3.12.4: LDR and STR, unprivileged
LDRSB	<pre>Rt, [Rn, Rm {, LSL #shift}]</pre>	Load Register Signed Byte (register offset)	-	Section 3.12.3: LDR and STR, register offset
LDRSB	Rt, label	Load Register Signed Byte (PC-relative)	-	Section 3.12.5: LDR, PC-relative
LDRSB, LDRSBT	Rt, [Rn, #offset]	Load Register Signed Byte (immediate offset, unprivileged)	-	Section 3.12.2: LDR and STR, immediate offset, Section 3.12.4: LDR and STR, unprivileged
LDRSH	Rt, [Rn, Rm {, LSL #shift}]	Load Register Signed Halfword (register offset)	-	Section 3.12.3: LDR and STR, register offset
LDRSH	Rt, label	Load Register Signed Halfword (PC-relative)	-	Section 3.12.5: LDR, PC-relative
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load Register Signed Halfword (immediate offset, unprivileged)	-	Section 3.12.2: LDR and STR, immediate offset, Section 3.12.4: LDR and STR, unprivileged
LSL, LSLS	Rd, Rm, <rs #n></rs #n>	Logical Shift Left	N,Z,C	Section 3.4.3: ASR, LSL, LSR, ROR, and RRX
LSR, LSRS	Rd, Rm, <rs #n></rs #n>	Logical Shift Right	N,Z,C	Section 3.4.3: ASR, LSL, LSR, ROR, and RRX
MLA	Rd, Rn, Rm, Ra	Multiply Accumulate	-	Section 3.5.1: MUL, MLA, and MLS
MLS	Rd, Rn, Rm, Ra	Multiply and Subtract	-	Section 3.5.1: MUL, MLA, and MLS
MOV, MOVS	Rd, Op2	Move	N,Z,C	Section 3.4.6: MOV and MVN
MOV, MOVS	Rd, Rm	Move (register)	N,Z	Section 3.4.6: MOV and MVN
MOVT	Rd, #imm16	Move Top	-	Section 3.4.7: MOVT
MOVW	Rd, #imm16	Move 16-bit constant	N,Z,C	Section 3.4.6: MOV and MVN
MRS	Rd, spec_reg	Move from Special Register to general register	-	Section 3.11.7: MRS
MSR	spec_reg, Rn	Move from general register to Special Register	-	Section 3.11.8: MSR
MUL, MULS	{Rd,} Rn, Rm	Multiply	N,Z	Section 3.5.1: MUL, MLA, and MLS
MVN, MVNS	Rd, Op2	Bitwise NOT	N,Z,C	Section 3.4.6: MOV and MVN

PM0264 - Rev 5 page 48/237



Mnemonic	Operands	Brief description	Flags	Page
NOP	-	No Operation	-	Section 3.11.9: NOP
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C	Section 3.4.2: AND, ORR, EOR, BIC, and ORN
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C	Section 3.4.2: AND, ORR, EOR, BIC, and ORN
РКНТВ, РКНВТ	{Rd,} Rn, Rm, {, Op2}	Pack Halfword	-	Section 3.7.1: PKHBT and PKHTB
PLD	[Rn {, #offset}]	Preload Data	-	Section 3.12.7: PLD
POP	reglist	Pop registers from stack	-	Section 3.12.8: PUSH and POP
PUSH	reglist	Push registers onto stack	-	Section 3.12.8: PUSH and POP
QADD	{Rd,} Rn, Rm	Saturating Add	Q	Section 3.6.3: QADD and QSUB
QADD16	{Rd,} Rn, Rm	Saturating Add 16	-	Section 3.6.3: QADD and QSUB
QADD8	{Rd,} Rn, Rm	Saturating Add 8	-	Section 3.6.3: QADD and QSUB
QASX	{Rd,} Rn, Rm	Saturating Add and Subtract with Exchange	-	Section 3.6.4: QASX and QSAX
QDADD	{Rd,} Rn, Rm	Saturating Double and Add	Q	Section 3.6.5: QDADD and QDSUB
QDSUB	{Rd,} Rn, Rm	Saturating Double and Subtract	Q	Section 3.6.5: QDADD and QDSUB
QSAX	{Rd,} Rn, Rm	Saturating Subtract and Add with Exchange	-	Section 3.6.4: QASX and QSAX
QSUB	{Rd,} Rn, Rm	Saturating Subtract	Q	Section 3.6.3: QADD and QSUB
QSUB16	{Rd,} Rn, Rm	Saturating Subtract 16	-	Section 3.6.3: QADD and QSUB
QSUB8	{Rd,} Rn, Rm	Saturating Subtract 8	-	Section 3.6.3: QADD and QSUB
RBIT	Rd, Rn	Reverse Bits	-	Section 3.4.8: REV, REV16, REVSH, and RBIT
REV	Rd, Rn	Reverse byte order in a word	-	Section 3.4.8: REV, REV16, REVSH, and RBIT
REV16	Rd, Rn	Reverse byte order in each halfword	-	Section 3.4.8: REV, REV16, REVSH, and RBIT
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	_	Section 3.4.8: REV, REV16, REVSH, and RBIT
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate Right	N,Z,C	Section 3.4.3: ASR, LSL, LSR, ROR, and RRX
RRX, RRXS	Rd, Rm	Rotate Right with Extend	N,Z,C	Section 3.4.3: ASR, LSL, LSR, ROR, and RRX
RSB, RSBS	{Rd,} Rn, Op2	Reverse Subtract	N,Z,C,V	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
SADD16	{Rd,} Rn, Rm	Signed Add 16	GE	Section 3.4.9: SADD16 and SADD8
SADD8	{Rd,} Rn, Rm	Signed Add 8	GE	Section 3.4.9: SADD16 and SADD8
SASX	{Rd,} Rn, Rm	Signed Add and Subtract with Exchange	GE	Section 3.4.10: SASX and SSAX
SBC, SBCS	{Rd,} Rn, Op2	Subtract with Carry	N,Z,C,V	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
SBFX	Rd, Rn, #lsb, #width	Signed Bit Field Extract	-	Section 3.8.2: SBFX and UBFX
-				·

PM0264 - Rev 5 page 49/237



Mnemonic	Operands	Brief description	Flags	Page
SDIV	{Rd,} Rn, Rm	Signed Divide	-	Section 3.5.2: SDIV and UDIV
SEL	{Rd,} Rn, Rm	Select bytes	GE	Section 3.4.11: SEL
SEV	-	Send Event	-	Section 3.11.10: SEV
SG	-	Secure Gateway	-	Section 3.11.11: SG
SHADD16	{Rd,} Rn, Rm	Signed Halving Add 16	-	Section 3.4.12: SHADD16 and SHADD8
SHADD8	{Rd,} Rn, Rm	Signed Halving Add 8	-	Section 3.4.12: SHADD16 and SHADD8
SHASX	{Rd,} Rn, Rm	Signed Halving Add and Subtract with Exchange	-	Section 3.4.13: SHASX and SHSAX
SHSAX	{Rd,} Rn, Rm	Signed Halving Subtract and Add with Exchange	-	Section 3.4.13: SHASX and SHSAX
SHSUB16	{Rd,} Rn, Rm	Signed Halving Subtract 16	-	Section 3.4.14: SHSUB16 and SHSUB8
SHSUB8	{Rd,} Rn, Rm	Signed Halving Subtract 8	-	Section 3.4.14: SHSUB16 and SHSUB8
SMLABB, SMLABT, SMLATB, SMLATT	Rd, Rn, Rm, Ra	Signed Multiply Accumulate halfwords	Q	Section 3.5.3: SMLAWB, SMLAWT, SMLABB, SMLABT, SMLATB, and SMLATT
SMLAD, SMLADX	Rd, Rn, Rm, Ra	Signed Multiply Accumulate Dual	Q	Section 3.5.4: SMLAD and SMLADX
SMLAL	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long (32 × 32 + 64), 64-bit result	-	Section 3.5.11: UMULL, UMAAL, UMLAL, SMULL, and SMLAL
SMLALBB, SMLALBT, SMLALTB, SMLALTT	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long, halfwords	-	Section 3.5.5: SMLALD, SMLALDX, SMLALBB, SMLALBT, SMLALTB, and SMLALTT
SMLALD, SMLALDX	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long Dual	-	Section 3.5.5: SMLALD, SMLALDX, SMLALBB, SMLALBT, SMLALTB, and SMLALTT
SMLAWB, SMLAWT	Rd, Rn, Rm, Ra	Signed Multiply Accumulate, word by halfword	Q	Section 3.5.3: SMLAWB, SMLAWT, SMLABB, SMLABT, SMLATB, and SMLATT
SMLSD, SMLSDX	Rd, Rn, Rm, Ra	Signed Multiply Subtract Dual	Q	Section 3.5.6: SMLSD and SMLSLD
SMLSLD, SMLSLDX	RdLo, RdHi, Rn, Rm	Signed Multiply Subtract Long Dual	-	Section 3.5.6: SMLSD and SMLSLD
SMMLA, SMMLAR	Rd, Rn, Rm, Ra	Signed Most Significant Word Multiply Accumulate	-	Section 3.5.7: SMMLA and SMMLS
SMMLS, SMMLSR	Rd, Rn, Rm, Ra	Signed Most Significant Word Multiply Subtract	-	Section 3.5.7: SMMLA and SMMLS
SMMUL, SMMULR	Rd, Rn, Rm	Signed Most Significant Word Multiply	-	Section 3.5.8: SMMUL
SMUAD, SMUADX	{Rd,} Rn, Rm	Signed Dual Multiply Add	Q.	Section 3.5.9: SMUAD and SMUSD
SMULBB, SMULBT, SMULTB, SMULTT	SMULBT, {Rd,} Rn, Rm		-	Section 3.5.10: SMUL and SMULW
SMULL	RdLo, RdHi, Rn, Rm	Signed Multiply Long (32 × 32), 64-bit result	-	Section 3.5.11: UMULL, UMAAL, UMLAL, SMULL, and SMLAL

PM0264 - Rev 5 page 50/237



Mnemonic	Operands	Brief description	Flags	Page
SMULWB, SMULWT	{Rd,} Rn, Rm	Signed Multiply word by halfword	-	Section 3.5.10: SMUL and SMULW
SMUSD, SMUSDX	{Rd,} Rn, Rm	Signed Dual Multiply Subtract	-	Section 3.5.9: SMUAD and SMUSD
SSAT	Rd, #n, Rm {, shift #s}	Signed Saturate	Q	Section 3.6.1: SSAT and USAT
SSAT16	Rd, #n, Rm	Signed Saturate 16	Q	Section 3.6.2: SSAT16 and USAT16
SSAX	{Rd,} Rn, Rm	Signed Subtract and Add with Exchange	GE	Section 3.4.10: SASX and SSAX
SSUB16	{Rd,} Rn, Rm	Signed Subtract 16	GE	Section 3.4.15: SSUB16 and SSUB8
SSUB8	{Rd,} Rn, Rm	Signed Subtract 8	GE	Section 3.4.15: SSUB16 and SSUB8
STL	Rt, [Rn]	Store-Release Word	-	Section 3.12.9: LDA and STL
STLB	Rt, [Rn]	Store-Release Byte	-	Section 3.12.9: LDA and STL
STLEX	Rt, Rt [Rn]	Store-Release Exclusive Word	-	Section 3.12.11: LDAEX and STLEX
STLEXB	Rt, Rt [Rn]	Store-Release Exclusive Byte	-	Section 3.12.11: LDAEX and STLEX
STLEXH	Rt, Rt [Rn]	Store-Release Exclusive Halfword	-	Section 3.12.11: LDAEX and STLEX
STLH	Rt, [Rn]	Store-Release Halfword	-	Section 3.12.9: LDA and STL
STM	Rn{!}, reglist	Store Multiple	-	Section 3.12.6: LDM and STM
STMDB, STMEA	Rn{!}, reglist	Store Multiple Decrement Before	-	Section 3.12.6: LDM and STM
STMIA, STMFD	Rn{!}, reglist	Store Multiple Increment After	-	Section 3.12.6: LDM and STM
STR	<pre>Rt, [Rn, Rm {, LSL #shift}]</pre>	Store Register Word (register offset)	-	Section 3.12.3: LDR and STR, register offset
STR, STRT	Rt, [Rn, #offset]	Store Register Word (immediate offset, unprivileged)	-	Section 3.12.2: LDR and STR, immediate offset, Section 3.12.4: LDR and STR, unprivileged
STRB	<pre>Rt, [Rn, Rm {, LSL #shift}]</pre>	Store Register Byte (register offset)	-	Section 3.12.3: LDR and STR, register offset
STRB, STRBT	Rt, [Rn, #offset]	Store Register Byte (immediate offset, unprivileged)	-	Section 3.12.2: LDR and STR, immediate offset, Section 3.12.4: LDR and STR, unprivileged
STRD	Rt, Rt2, [Rn, #offset]	Store Register Dual two words	-	Section 3.12.2: LDR and STR, immediate offset
STREX	Rd, Rt, [Rn, #offset]	Store Register Exclusive	-	Section 3.12.10: LDREX and STREX
STREXB	Rd, Rt, [Rn]	Store Register Exclusive Byte	-	Section 3.12.10: LDREX and STREX
STREXH	Rd, Rt, [Rn]	Store Register Exclusive Halfword	-	Section 3.12.10: LDREX and STREX
STRH	Rt, [Rn, Rm {, LSL #shift}]	Store Register Halfword (register offset)	-	Section 3.12.3: LDR and STR, register offset

PM0264 - Rev 5 page 51/237



Mnemonic	Operands	Brief description	Flags	Page
STRH, STRHT	Rt, [Rn, #offset]	Store Register Halfword (immediate offset, unprivileged)	-	Section 3.12.2: LDR and STR, immediate offset, Section 3.12.4: LDR and STR, unprivileged
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
SUB, SUBW	{Rd,} Rn, #imm12	Subtract	-	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
SVC	#imm	Supervisor Call	-	Section 3.11.12: SVC
SXTAB	{Rd,} Rn, Rm {,ROR #n}	Sign extend 8 bits to 32 and Add	-	Section 3.7.2: SXTA and UXTA
SXTAB16	{Rd,} Rn, Rm {,ROR #n}	Sign extend two 8-bit values to 16 and Add	-	Section 3.7.2: SXTA and UXTA
SXTAH	{Rd,} Rn, Rm {,ROR #n}	Sign extend 16 bits to 32 and Add	-	Section 3.7.2: SXTA and UXTA
SXTB	Rd, Rm {,ROR #n}	Sign extend 8 bits to 32	-	Section 3.7.3: SXT and UXT
SXTB16	{Rd,} Rm {,ROR #n}	Sign extend 8 bits to 16	-	Section 3.7.3: SXT and UXT
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a Halfword to 32	-	Section 3.7.3: SXT and UXT
TBB	[Rn, Rm]	Table Branch Byte	-	Section 3.9.6: TBB and TBH
TBH	[Rn, Rm, LSL #1]	Table Branch Halfword	-	Section 3.9.6: TBB and TBH
TEQ	Rn, Op2	Test Equivalence	N,Z,C	Section 3.4.16: TST and TEQ
TST	Rn, Op2	Test	N,Z,C	Section 3.4.16: TST and TEQ
TT	Rd, [Rn]	Test Target	-	Section 3.11.13: TT, TTT, TTA, and TTAT
TTA	Rd, [Rn]	Test Target Alternate Domain	-	Section 3.11.13: TT, TTT, TTA, and TTAT
TTAT	Rd, [Rn]	Test Target Alternate Domain Unprivileged	-	Section 3.11.13: TT, TTT, TTA, and TTAT
ТТТ	Rd, [Rn]	Test Target Unprivileged	-	Section 3.11.13: TT, TTT, TTA, and TTAT
UADD16	{Rd,} Rn, Rm	Unsigned Add 16	GE	Section 3.4.17: UADD16 and UADD8
UADD8	{Rd,} Rn, Rm	Unsigned Add 8	GE	Section 3.4.17: UADD16 and UADD8
UASX	{Rd,} Rn, Rm	Unsigned Add and Subtract with Exchange	GE	Section 3.4.18: UASX and USAX
UBFX	Rd, Rn, #lsb, #width	Unsigned Bit Field Extract	-	Section 3.8.2: SBFX and UBFX
UDF	{c}{q} {#}imm	Permanently Undefined.	-	Section 3.11.14: UDF
UDIV	{Rd,} Rn, Rm	Unsigned Divide	-	Section 3.5.2: SDIV and UDIV
UHADD16	{Rd,} Rn, Rm	Unsigned Halving Add 16	-	Section 3.4.19: UHADD16 and UHADD8
UHADD8	{Rd,} Rn, Rm	Unsigned Halving Add 8	-	Section 3.4.19: UHADD16 and UHADD8
UHASX	{Rd,} Rn, Rm	Unsigned Halving Add and Subtract with Exchange	-	Section 3.4.20: UHASX and UHSAX

PM0264 - Rev 5 page 52/237



Mnemonic	Operands	Brief description	Flags	Page
UHSAX	{Rd,} Rn, Rm	Unsigned Halving Subtract and Add with Exchange	-	Section 3.4.20: UHASX and UHSAX
UHSUB16	{Rd,} Rn, Rm	Unsigned Halving Subtract 16	-	Section 3.4.21: UHSUB16 and UHSUB8
UHSUB8	{Rd,} Rn, Rm	Unsigned Halving Subtract 8	-	Section 3.4.21: UHSUB16 and UHSUB8
UMAAL	RdLo, RdHi, Rn,	Unsigned Multiply Accumulate Accumulate Long (32 × 32 + 32 + 32), 64-bit result	-	Section 3.5.11: UMULL, UMAAL, UMLAL, SMULL, and SMLAL
UMLAL	RdLo, RdHi, Rn, Rm	Unsigned Multiply Accumulate Long (32 × 32 + 64), 64-bit result	-	Section 3.5.11: UMULL, UMAAL, UMLAL, SMULL, and SMLAL
UMULL	RdLo, RdHi, Rn, Rm	Unsigned Multiply Long (32 × 32), 64-bit result	_	Section 3.5.11: UMULL, UMAAL, UMLAL, SMULL, and SMLAL
UQADD16	{Rd,} Rn, Rm	Unsigned Saturating Add 16	-	Section 3.6.7: UQADD and UQSUB
UQADD8	{Rd,} Rn, Rm	Unsigned Saturating Add 8	-	Section 3.6.7: UQADD and UQSUB
UQASX	{Rd,} Rn, Rm	Unsigned Saturating Add and Subtract with Exchange	-	Section 3.6.6: UQASX and UQSAX
UQSAX	{Rd,} Rn, Rm	Unsigned Saturating Subtract and Add with Exchange	-	Section 3.6.6: UQASX and UQSAX
UQSUB16	{Rd,} Rn, Rm	Unsigned Saturating Subtract 16	-	Section 3.6.7: UQADD and UQSUB
UQSUB8	{Rd,} Rn, Rm	Unsigned Saturating Subtract 8	-	Section 3.6.7: UQADD and UQSUB
USAD8	{Rd,} Rn, Rm	Unsigned Sum of Absolute Differences	-	Section 3.4.22: USAD8
USADA8	Rd, Rn, Rm, Ra	Unsigned Sum of Absolute Differences and Accumulate	-	Section 3.4.23: USADA8
USAT	Rd, #n, Rm{, shift #s}, Ra	Unsigned Saturate	Q	Section 3.6.1: SSAT and USAT
USAT16	Rd, #n, Rm	Unsigned Saturate 16	Q	Section 3.6.2: SSAT16 and USAT16
USAX	{Rd,} Rn, Rm	Unsigned Subtract and Add with Exchange	GE	Section 3.4.18: UASX and USAX
USUB16	{Rd,} Rn, Rm	Unsigned Subtract 16	GE	Section 3.4.24: USUB16 and USUB8
USUB8	{Rd,} Rn, Rm	Unsigned Subtract 8	GE	Section 3.4.24: USUB16 and USUB8
UXTAB	{Rd,} Rn, Rm {,ROR #n}	Rotate, unsigned extend 8 bits to 32 and Add	-	Section 3.7.2: SXTA and UXTA
UXTAB16	{Rd,} Rn, Rm {,ROR #n}	Rotate, unsigned extend two 8-bit values to 16 and Add	-	Section 3.7.2: SXTA and UXTA
UXTAH	{Rd,} Rn, Rm {,ROR #n}	Rotate, unsigned extend and Add Halfword	-	Section 3.7.2: SXTA and UXTA
UXTB	Rd, Rm {,ROR #n}	Unsigned zero-extend Byte	-	Section 3.7.3: SXT and UXT

PM0264 - Rev 5 page 53/237



Mnemonic	Operands	Brief description	Flags	Page
UXTB16	{Rd,} Rm {,ROR #n}	Unsigned zero-extend Byte 16	-	Section 3.7.3: SXT and UXT
UXTH	Rd, Rm {,ROR #n}	Unsigned zero-extend Halfword	-	Section 3.7.3: SXT and UXT
VABS	.F32 Sd, Sm	Floating-point Absolute	-	Section 3.10.3: VABS
VADD	.F32 {Sd,} Sn, Sm	Floating-point Add	-	Section 3.10.4: VADD
VCMP	.F32 Sd, < <sm #0.0></sm 	Compare two floating- point registers, or one floating-point register and zero	N,Z,C,V	Section 3.10.5: VCMP and VCMPE
VCMPE	.F32 Sd, < <sm #0.0></sm 	Compare two floating- point registers, or one floating-point register and zero with Invalid Operation check	N,Z,C,V	Section 3.10.5: VCMP and VCMPE
VCVT	.F32.Tm <sd>, Sm</sd>	Convert from floating-point to integer	-	Section 3.10.6: VCVT and VCVTR between floating-point and integer
VCVT	.Td.F32 Sd, Sd, #fbits	Convert from floating-point to fixed point	-	Section 3.10.7: VCVT between floating-point and fixed-point
VCVTA	.Tm.F32 <sd>,</sd>	Convert from floating-point to integer with directed rounding to nearest with Ties Away	-	Section 3.10.35: VCVTA, VCVTM VCVTN, and VCVTP
VCVTB VCVTT	.F32.F16 Sd, Sm	Convert half-precision value to single-precision or double-precision	-	Section 3.10.36: VCVTB and VCVTT
VCVTB VCVTT	.F16.F32 Sd, Sm	Convert single-precision or double-precision register to half-precision	-	Section 3.10.36: VCVTB and VCVTT
VCVTM	.Tm.F32 <sd>,</sd>	Convert from floating-point to integer with directed rounding towards Minus infinity	-	Section 3.10.35: VCVTA, VCVTM VCVTN, and VCVTP
VCVTN	.Tm.F32 <sd>,</sd>	Convert from floating-point to integer with directed rounding to nearest with Ties to even	-	Section 3.10.35: VCVTA, VCVTM VCVTN, and VCVTP
VCVTP	.Tm.F32 <sd>,</sd>	Convert from floating-point to integer with directed rounding towards Plus infinity	-	Section 3.10.35: VCVTA, VCVTM VCVTN, and VCVTP
VCVTR	.Tm.F32 <sd>,</sd>	Convert between floating- point and integer with rounding.	_	Section 3.10.6: VCVT and VCVTR between floating-point and integer
VDIV	.F32 {Sd,} Sn, Sm	Floating-point Divide	-	Section 3.10.8: VDIV
VFMA	.F32 {Sd,} Sn,	Floating-point Fused Multiply Accumulate	-	Section 3.10.9: VFMA and VFMS
VFMS	.F32 {Sd,} Sn,	Floating-point Fused Multiply Subtract	-	Section 3.10.9: VFMA and VFMS
VFNMA	.F32 {Sd,} Sn,	Floating-point Fused Negate Multiply Accumulate	-	Section 3.10.10: VFNMA and VFNMS

PM0264 - Rev 5 page 54/237



Mnemonic	Operands	Brief description	Flags	Page
VFNMS	.F32 {Sd,} Sn,	Floating-point Fused Negate Multiply Subtract	-	Section 3.10.10: VFNMA and VFNMS
VLDM	<pre>{mode}{.size} Rn{!}, list</pre>	Floating-point Load Multiple extension registers	-	Section 3.10.11: VLDM
VLDR	.F32 Sd, [<rn> {, #offset}]</rn>	Floating-point Load an extension register from memory (immediate)	-	Section 3.10.12: VLDR
VLDR	.F32 Sd, <label></label>	Load an extension register from memory	-	Section 3.10.12: VLDR
VLDR	.F32 Sd, [PC,#-0]	Load an extension register from memory	-	Section 3.10.12: VLDR
VLLDM	<c> Rn</c>	Floating-point Lazy Load multiple	-	Section 3.10.13: VLLDM
VLSTM	<c> Rn</c>	Floating-point Lazy Store multiple	-	Section 3.10.14: VLSTM.
VMAXNM	.F32 Sd, Sn, Sm	Maximum of two floating- point numbers with IEEE754-2008 NaN handling	-	Section 3.10.37: VMAXNM and VMINNM
VMINNM	.F32 Sd, Sn, Sm	Minimum of two floating- point numbers with IEEE754-2008 NaN handling	-	Section 3.10.37: VMAXNM and VMINNM
VMLA	.F32 Sd, Sn, Sm	Floating-point Multiply Accumulate	-	Section 3.10.15: VMLA and VMLS
VMLS	.F32 Sd, Sn, Sm	Floating-point Multiply Subtract	-	Section 3.10.15: VMLA and VMLS
VMOV	<pre><sn rt>, <rt sn=""></rt ></sn rt></pre>	Copy core register to single-precision	-	Section 3.10.19: VMOV core register to single-precision
VMOV	<pre><sm rt>, <sm1 rt2="">, <rt sm>, <rt2 sm1></rt2 sm1></rt sm></sm1 ></sm rt></pre>	Copy two core registers to two single-precision	-	Section 3.10.20: VMOV two core registers to two single-precision registers
VMOV	{.size} Dd[x], Rt	Copy core register to scalar	-	Section 3.10.22: VMOV core register to scalar
VMOV	{.dt} Rt, Dn[x]	Copy scalar to core register	-	Section 3.10.18: VMOV scalar to core register
VMOV	.F32 Sd, #immm	Floating-point Move immediate	-	Section 3.10.16: VMOV Immediate
VMOV	.F32 Sd, Sd, Sm	Copies the contents of one register to another	-	Section 3.10.17: VMOV Register
VMOV	<dm rt>, <rt Rt2>, <rt2 dm></rt2 dm></rt </dm rt>	Floating-point Move transfers two words between two core registers and a doubleword register	-	Section 3.10.21: VMOV two core registers and a double-precision register
VMRS	Rt, FPSCR	Move to core register from floating-point Special Register	N,Z,C,V	Section 3.10.23: VMRS
VMSR	FPSCR, Rt	Move to floating-point Special Register from core register	-	Section 3.10.24: VMSR

PM0264 - Rev 5 page 55/237



Mnemonic	Operands	Brief description	Flags	Page
VMUL	.F32 {Sd,} Sn,	Floating-point Multiply	-	Section 3.10.25: VMUL
VNEG	.F32 Sd, Sm	Floating-point Negate	-	Section 3.10.26: VNEG
VNMLA	.F32 Sd, Sn, Sm	Floating-point Multiply Accumulate and Negate	-	Section 3.10.27: VNMLA, VNMLS and VNMUL
VNMLS	.F32 Sd, Sn, Sm	Floating-point Multiply, Subtract and Negate	-	Section 3.10.27: VNMLA, VNMLS and VNMUL
VNMUL	.F32 {Sd,} Sn,	Floating-point Multiply and Negate	-	Section 3.10.27: VNMLA, VNMLS and VNMUL
VPOP	{.size} list	Load multiple consecutive floating-point registers from the stack	-	Section 3.10.28: VPOP
VPUSH	{.size} list	Store multiple consecutive floating-point registers to the stack	-	Section 3.10.29: VPUSH
VRINTA	.F32 Sd, Sm	Float to integer in floating- point format conversion with directed rounding to Nearest with Ties Away	-	Section 3.10.39: VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ
VRINTM	.F32 Sd, Sm	Float to integer in floating- point format conversion with directed rounding to Minus infinity	-	Section 3.10.39: VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ
VRINTN	.F32 Sd, Sm	Float to integer in floating- point format conversion with directed rounding to Nearest with Ties to even	-	Section 3.10.39: VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ
VRINTP	.F32 Sd, Sm	Float to integer in floating- point format conversion with directed rounding to Plus infinity	-	Section 3.10.39: VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ
VRINTR	.F32 Sd, Sm	Float to integer in floating- point format conversion with rounding towards value specified in FPSCR	-	Section 3.10.38: VRINTR and VRINTX
VRINTX	.F32 Sd, Sm	Float to integer in floating- point format conversion with rounding specified in FPSCR	-	Section 3.10.38: VRINTR and VRINTX
VRINTZ	.F32 Sd, Sm	Float to integer in floating- point format conversion with rounding towards Zero	-	Section 3.10.39: VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ
VSEL	.F32 Sd, Sn, Sm	Select register, alternative to a pair of conditional VMOV	-	Section 3.10.34: VSEL
VSQRT	.F32 Sd, Sm	Calculates floating-point Square Root	-	Section 3.10.30: VSQRT
VSTM	<pre>{mode}{.size} Rn{!}, list</pre>	Floating-point Store Multiple	-	Section 3.10.31: VSTM
VSTR	.F32 Sd, [Rn{, #offset}]	Floating-point Store Register stores an extension register to memory	-	Section 3.10.32: VSTR

PM0264 - Rev 5 page 56/237



Mnemonic	Operands	Brief description	Flags	Page
VSUB	F32 {Sd,} Sn, Sm	Floating-point Subtract	-	Section 3.10.33: VSUB
WFE	-	Wait For Event	-	Section 3.11.15: WFE
WFI	-	Wait For Interrupt	-	Section 3.11.16: WFI
YIELD	-	Suspend task	-	Section 3.11.17: YIELD

3.1.1 Binary compatibility with other Cortex processors

The processor implements the T32 instruction set and features provided by the Armv8-M architecture profile. There are restrictions on moving code designed for processors that are implementations of the Armv6-M or Armv7-M architectures.

If code designed for other Cortex-M processors relies on memory protection, it cannot be moved to the Cortex-M33 processor. In this case, the memory protection scheme and driver code must be updated from PMSAv7 to PMSAv8.

If code for the Armv7-M processor relies on double-precision-floating point, it cannot be moved to the Cortex-M33 processor. Any Armv7-M code that uses double-precision arithmetic must be recompiled to use a software library, or DP emulation if supported by the tools.

To ensure a smooth transition, Arm recommends that code designed to operate on other Cortex-M profile processor architectures obey the following rules and that you configure the *Configuration and Control Register* (CCR) appropriately:

- Use word transfers only to access registers in the NVIC and System Control Space (SCS).
- Treat all unused SCS registers and register fields on the processor as Do-Not-Modify.
- Configure the following fields in the CCR:
 - STKALIGN bit to 1.
 - UNALIGN_TRP bit to 1.
 - Leave all other bits in the CCR register at their original value.

3.2 CMSIS functions

ISO/IEC C code cannot directly access some Cortex-M33 processor instructions. Instead, intrinsic functions that are provided by the CMSIS or a C compiler are used to generate them. If a C compiler does not support an appropriate intrinsic function, you might have to use inline assembler to access some instructions.

3.2.1 List of CMSIS functions to generate some processor instructions

The CMSIS provides the following intrinsic functions that are provided to generate instructions that ISO/IEC C code cannot directly access.

Table 31. CMSIS functions to generate some Cortex-M33 processor instructions

Instruction	CMSIS function
BKPT	voidBKPT
CLREX	voidCLREX
CLZ	uint8_tCLZ (uint32_t value)
CPSID F	voiddisable_fault_irq(void)
CPSID I	voiddisable_irq(void)
CPSIE F	<pre>voidenable_fault_irq(void)</pre>
CPSIE I	<pre>voidenable_irq(void)</pre>
DMB	voidDMB(void)
DSB	voidDSB(void)

PM0264 - Rev 5 page 57/237



Instruction	CMSIS function
ISB	voidISB(void)
LDA	uint32_tLDA (volatile uint32_t * ptr)
LDAB	uint8_tLDAB (volatile uint8_t * ptr)
LDAEX	uint32_tLDAEX (volatile uint32_t * ptr)
LDAEXB	uint8_tLDAEXB (volatile uint32_t * ptr)
LDAEXH	uint16_tLDAEXH (volatile uint32_t * ptr)
LDAH	uint32_tLDAH (volatile uint32_t * addr)
LDRT	uint32_tLDRT (uint32_t ptr)
NOP	voidNOP (void)
RBIT	uint32_tRBIT(uint32_t int value)
REV	uint32_tREV(uint32_t int value)
REV16	uint32_tREV16(uint32_t int value)
REVSH	uint32_tREVSH(uint32_t int value)
ROR	uint32_tROR (uint32_t value, uint32_t shift)
RRX	uint32_tRRX (uint32_t value)
SEV	voidSEV (void)
STL	<pre>voidSTL (uint32_t value, volatile uint32_t * ptr)</pre>
STLEX	uint32_tSTLEX (uint16_t value, volatile uint32_t * ptr)
STLEXB	uint32_tSTLEXB (uint16_t value, volatile uint8_t * ptr)
STLEXH	uint32_tSTLEXH (uint16_t value, volatile uint16_t * ptr)
STLH	<pre>voidSTLH (uint16_t value, volatile uint16_t * ptr)</pre>
STREX	uint32_tSTREXW (uint32_t value, uint32_t *addr)
STREXB	uint32_tSTREXB (uint8_t value, uint8_t *addr)
STREXH	uint32_tSTREXH (uint16_t value, uint16_t *addr)
WFE	voidWFE(void)
WFI	voidWFI(void)

3.2.2 CMSE

CMSE is the compiler support for the Security Extension (architecture intrinsics and options) and is part of the Arm C Language (ACLE) specification.

CMSE features are required when developing software running in Secure state. This provides mechanisms to define Secure entry points and enable the tool chain to generate correct instructions or support functions in the program image.

The CMSE features are accessed using various attributes and intrinsics. Additional macros are also defined as part of the CMSE.

3.2.3 CMSIS functions to access the special registers

List of functions that are provided by the CMSIS for accessing the special registers using MRS and MSR instructions.

PM0264 - Rev 5 page 58/237



Special register	Access	CMSIS function
PRIMASK	Read	uint32_tget_PRIMASK (void)
PRIIVIASK	Write	voidset_PRIMASK (uint32_t value)
FAULTMASK	Read	uint32_tget_FAULTMASK (void)
TAULTWASK	Write	voidset_FAULTMASK (uint32_t value)
BASEPRI	Read	uint32_tget_BASEPRI (void)
BASEFRI	Write	voidset_BASEPRI (uint32_t value)
CONTROL	Read	uint32_tget_CONTROL (void)
CONTROL	Write	voidset_CONTROL (uint32_t value)
MSP	Read	uint32_tget_MSP (void)
WOF	Write	<pre>voidset_MSP (uint32_t TopOfMainStack)</pre>
PSP	Read	uint32_tget_PSP (void)
P3P	Write	<pre>voidset_PSP (uint32_t TopOfProcStack)</pre>
APSR	Read	uint32_tget_APSR (void)
IPSR	Read	uint32_tget_IPSR (void)
xPSR	Read	uint32_tget_xPSR (void)

void __set_BASEPRI_MAX (uint32_t basePri)

void __set_MSPLIM (uint32_t MainStackPtrLimit)

void __set_PSPLIM (uint32_t ProcStackPtrLimit)

uint32 t get FPSCR (void)

uint32_t __get_MSPLIM (void)

uint32_t __get_PSPLIM (void)

void __set_FPSCR (uint32_t fpscr)

Table 32. CMSIS functions to access the special registers

3.2.4 CMSIS functions to access the nonsecure special registers

Write Read

Write Read

Write Read

Write

BASEPRI_MAX

FPSCR

MSPLIM

PSPLIM

The CMSIS also provides several functions for accessing the nonsecure special registers in Secure state using MRS and MSR instructions:

Table 33. CMSIS intrinsic functions to access the nonsecure special registers

Special register	Access	CMSIS function		
PRIMASK NS	Read	uint32_tTZ_get_PRIMASK_NS (void)		
FRIMASK_NS	Write	<pre>voidTZ_set_PRIMASK_NS (uint32_t value)</pre>		
FAULTMASK NS	Read	uint32_tTZ_get_FAULTMASK_NS (void)		
FAULTWASK_NS	Write	<pre>voidTZ_set_FAULTMASK_NS (uint32_t value)</pre>		
CONTROL NS	Read	uint32_tTZ_get_CONTROL_NS (void)		
CONTROL_NO	Write	<pre>voidTZ_set_CONTROL_NS (uint32_t value)</pre>		
MSP NS	Read	uint32_tTZ_get_MSP_NS (void)		
MSF_NS	Write	<pre>voidTZ_set_MSP_NS (uint32_t TopOfMainStack)</pre>		
PSP_NS	Read	uint32_tTZ_get_PSP_NS (void)		

PM0264 - Rev 5 page 59/237



Special register	Access	CMSIS function	
PSP_NS	Write	<pre>voidTZ_set_PSP_NS (uint32_t TopOfProcStack)</pre>	
MSPLIM NS	Read	uint32_tTZ_get_MSPLIM_NS (void)	
WSPLIW_NS	Write	<pre>voidTZ_set_MSPLIM_NS (uint32_t MainStackPtrLimit)</pre>	
DODLIM NO	Read	uint32_tTZ_get_PSPLIM_NS (void)	
PSPLIM_NS	Write	<pre>voidTZ_set_PSPLIM_NS (uint32_t ProcStackPtrLimit)</pre>	

3.3 About the instruction descriptions

The following sections give more information about using the instructions:

- Section 3.3.1: Operands
- Section 3.3.2: Restrictions when using PC or SP
- Section 3.3.3: Flexible second operand
- Section 3.3.4: Shift Operations
- Section 3.3.5: Address alignment
- Section 3.3.6: PC-relative expressions
- Section 3.3.7: Conditional execution
- Section 3.3.8: Instruction width selection

3.3.1 Operands

An instruction operand can be an Arm register, a constant, or another instruction-specific parameter. Instructions act on the operands and often store the result in a destination register. When there is a destination register in the instruction, it is usually specified before the operands.

Operands in some instructions are flexible in that they can either be a register or a constant.

3.3.2 Restrictions when using PC or SP

Many instructions have restrictions on whether you can use the *Program Counter* (PC) or *Stack Pointer* (SP) for the operands or destination register. See instruction descriptions for more information.

Note:

- For correct operation of B{L}XNS, Rm[0] must be 0 for correct Secure to nonsecure transition.
- Bit[0] of any address you write to the PC with a BX, BLX, LDM, LDR, or POP instruction must be 1 for correct execution, because this bit indicates the required instruction set, and the Cortex-M33 processor only supports T32 instructions.

3.3.3 Flexible second operand

Many general data processing instructions have a flexible second operand. This is shown as Operand2 in the descriptions of the syntax of each instruction.

Operand2 can be:

- A constant.
- A register with optional shift.

3.3.3.1 Constant

Instruction form when specifying an Operand2 constant.

#constant

where constant can be:

- Any constant that can be produced by shifting an 8-bit value left by any number of bits within a 32-bit word.
- Any constant of the form 0x00XY00XY.
- Any constant of the form 0xXY00XY00.
- Any constant of the form 0xXYXYXYXY.

Note: In these constants, *x* and *y* are hexadecimal digits.

PM0264 - Rev 5 page 60/237



In addition, in a small number of instructions, constant can take a wider range of values. These are described in the individual instruction descriptions.

When an Operand2 constant is used with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to bit[31] of the constant, if the constant is greater than 255 and can be produced by shifting an 8-bit value. These instructions do not affect the carry flag if Operand2 is any other constant.

3.3.3.1.1 Instruction substitution

Your assembler might be able to produce an equivalent instruction in cases where you specify a constant that is not permitted.

For example, an assembler might assemble the instruction CMP Rd, #0xFFFFFFE as the equivalent instruction CMN Rd, #0x2.

3.3.3.2 Register with optional shift

Instruction form when specifying an Operand2 register.

Rm {, shift}

Where:

Rm

Is the register holding the data for the second operand.

shift

Is an optional shift to be applied to *Rm*. It can be one of:

ASR #n

Arithmetic shift right *n* bits, $1 \le n \le 32$.

LSL #n

Logical shift left *n* bits, $1 \le n \le 31$.

LSR #n

Logical shift right *n* bits, $1 \le n \le 32$.

ROR #n

Rotate right *n* bits, $1 \le n \le 31$.

RRX

Shift right one bit and insert the carry flag into the most significant bit of the result.

-

If omitted, no shift occurs, equivalent to LSL #0.

If you omit the shift, or specify LSL #0, the instruction uses the value in Rm.

If you specify a shift, the shift is applied to the value in Rm, and the resulting 32-bit value is used by the instruction. However, the contents in the register Rm remain unchanged. Specifying a register with shift also updates the carry flag when used with certain instructions.

3.3.4 Shift Operations

Register shift operations move the bits in a register left or right by a specified number of bits, the *shift length*. Register shift can be performed:

- Directly by the instructions ASR, LSR, LSL, ROR, and RRX, and the result is written to a destination register.
- During the calculation of *Operand2* by the instructions that specify the second operand as a register with shift. The result is used by the instruction.

PM0264 - Rev 5 page 61/237



The permitted shift lengths depend on the shift type and the instruction, see the individual instruction description or the Flexible second operand. If the shift length is 0, no shift occurs. Register shift operations update the carry flag except when the specified shift length is 0. The following sub-sections describe the various shift operations and how they affect the carry flag. In these descriptions, Rm is the register containing the value to be shifted, and n is the shift length.

3.3.4.1 ASR

Arithmetic shift right by n bits moves the left-hand 32-n bits of the register Rm, to the right by n places, into the right-hand 32-n bits of the result. And it copies the original bit[31] of the register into the left-hand n bits of the result


You can use the ASR #n operation to divide the value in the register Rm by 2^n , with the result being rounded towards negative-infinity.

When the instruction is ASRS or when ASR #n is used in Operand2 with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[n-1], of the register Rm.

Note:

- If n is 32 or more, then all the bits in the result are set to the value of bit[31] of Rm.
- If n is 32 or more and the carry flag is updated, it is updated to the value of bit[31] of Rm.

Figure 13. ASR #3



3.3.4.2 LSR

Logical shift right by n bits moves the left-hand 32-n bits of the register Rm, to the right by n places, into the right-hand 32-n bits of the result. And it sets the left-hand n bits of the result to 0.

You can use the LSR #n operation to divide the value in the register Rm by 2^n , if the value is regarded as an unsigned integer.

When the instruction is LSRS or when LSR #n is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[n-1], of the register Rm.

Note:

- If n is 32 or more, then all the bits in the result are cleared to 0.
- If n is 33 or more and the carry flag is updated, it is updated to 0.

Figure 14. LSR #3



3.3.4.3 LSL

Logical shift left by n bits moves the right-hand 32-n bits of the register Rm, to the left by n places, into the left-hand 32-n bits of the result. And it sets the right-hand n bits of the result to 0.

You can use the LSL #n operation to multiply the value in the register Rm by 2^n , if the value is regarded as an unsigned integer or a two's complement signed integer. Overflow can occur without warning.

PM0264 - Rev 5 page 62/237



When the instruction is LSLS or when LSL #n, with non-zero n, is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[32-n], of the register Rm. These instructions do not affect the carry flag when used with LSL #0.

Note:

- If n is 32 or more, then all the bits in the result are cleared to 0.
- If n is 33 or more and the carry flag is updated, it is updated to 0.

Figure 15. LSL #3




3.3.4.4 ROR

Rotate right by n bits moves the left-hand 32-n bits of the register Rm, to the right by n places, into the right-hand 32-n bits of the result. And it moves the right-hand n bits of the register into the left-hand n bits of the result. When the instruction is RORS or when ROR #n is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit rotation, bit[n-1], of the register Rm.

Note:

- If n is 32, then the value of the result is same as the value in Rm, and if the carry flag is updated, it is updated to bit[31] of Rm.
- ROR with shift length, n, more than 32 is the same as ROR with shift length n-32.

Figure 16. ROR #3




3.3.4.5 RRX

Rotate right with extend moves the bits of the register *Rm* to the right by one bit. And it copies the carry flag into bit[31] of the result.

When the instruction is RRXS or when RRX is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to bit[0] of the register *Rm*.

Figure 17. RRX



3.3.5 Address alignment

An aligned access is an operation where a word-aligned address is used for a word, dual word, or multiple word access, or where a halfword-aligned address is used for a halfword access. Byte accesses are always aligned.

PM0264 - Rev 5 page 63/237



The Cortex-M33 processor supports unaligned access only for the following instructions:

- LDR, LDRT.
- LDRH, LDRHT.
- LDRSH, LDRSHT.
- STR, STRT.
- STRH, STRHT.

All other load and store instructions generate a UsageFault exception if they perform an unaligned access, and therefore their accesses must be address aligned.

Unaligned accesses are usually slower than aligned accesses. In addition, some memory regions might not support unaligned accesses. Therefore, Arm recommends that programmers ensure that accesses are aligned. To trap accidental generation of unaligned accesses, use the UNALIGN_TRP bit in the Configuration and Control Register.

3.3.6 PC-relative expressions

A PC--relative expression or *label* is a symbol that represents the address of an instruction or literal data. It is represented in the instruction as the PC value plus or minus a numeric offset. The assembler calculates the required offset from the label and the address of the current instruction. If the offset is too big, the assembler produces an error.

Note:

- For B, BL, CBNZ, and CBZ instructions, the value of the PC is the address of the current instruction plus 4 bytes.
- For all other instructions that use labels, the value of the PC is the address of the current instruction plus 4 bytes, with bit[1] of the result cleared to 0 to make it word-aligned.
- Your assembler might permit other syntaxes for PC-relative expressions, such as a label plus or minus a number, or an expression of the form [PC, #number].

3.3.7 Conditional execution

Most data processing instructions can optionally update the condition flags in the *Application Program Status Register* (APSR) according to the result of the operation. Some instructions update all flags, and some only update a subset. If a flag is not updated, the original value is preserved. See the instruction descriptions for the flags they affect.

You can execute an instruction conditionally, based on the condition flags set in another instruction, either:

- Immediately after the instruction that updated the flags.
- After any number of intervening instructions that have not updated the flags.

Conditional execution is available by using conditional branches or by adding condition code suffixes to instructions. The condition code suffix enables the processor to test a condition based on the flags. If the condition test of a conditional instruction fails, the instruction:

- Does not execute.
- Does not write any value to its destination register.
- Does not affect any of the flags.
- Does not generate any exception.

Conditional instructions, except for conditional branches, must be inside an If-Then instruction block. Depending on the vendor, the assembler might automatically insert an IT instruction if you have conditional instructions outside the IT block.

Use the CBZ and CBNZ instructions to compare the value of a register against zero and branch on the result.

PM0264 - Rev 5 page 64/237



N

Z

C

3.3.7.1 The condition flags

The APSR contains the N, Z, C, and V condition flags.

Set to 1 when the result of the operation was negative, cleared to 0 otherwise.

Set to 1 when the result of the operation was zero, cleared to 0 otherwise.

Set to 1 when the operation resulted in a carry, cleared to 0 otherwise.

Set to 1 when the operation caused overflow, cleared to 0 otherwise.

For more information about APSR, see Section 2.1.3.6.1: Application Program Status Register The C condition flag is set in one of four ways:

- For an addition, including the comparison instruction CMN, C is set to 1 if the addition produced a carry (that is, an unsigned overflow), and to 0 otherwise.
- For a subtraction, including the comparison instruction CMP, C is set to 0 if the subtraction produced a borrow (that is, an unsigned underflow), and to 1 otherwise.
- For non-addition or subtractions that incorporate a shift operation, C is set to the last bit shifted out of the value by the shifter.
- For other non-addition or subtractions, C is normally left unchanged. See the individual instruction descriptions for any special cases.

Overflow occurs when the sign of the result, in bit[31], does not match the sign of the result had the operation been performed at infinite precision. For example, the V condition flag can be set in one of four ways:

- If adding two negative values results in a positive value.
- If adding two positive values results in a negative value.
- If subtracting a positive value from a negative value generates a positive value.
- If subtracting a negative value from a positive value generates a negative value.

The Compare operations are identical to subtracting, for CMP, or adding, for CMN, except that the result is discarded. See the instruction descriptions for more information.

Note:

Most instructions update the status flags only if the S suffix is specified. See the instruction descriptions for more information.

3.3.7.2 Condition code suffixes

The instructions that can be conditional have an optional condition code, shown in syntax descriptions as {cond}. Conditional execution requires a preceding IT instruction. An instruction with a condition code is only executed if the condition code flags in the APSR meet the specified condition.

You can use conditional execution with the IT instruction to reduce the number of branch instructions in code.

The following table also shows the relationship between condition code suffixes and the N, Z, C, and V flags.

Table 34. Condition code suffixes

Suffix	Flags	Meaning
EQ	Z = 1	Equal.
NE	Z = 0	Not equal.
CS or HS	C = 1	Higher or same, unsigned.
CC or LO	C = 0	Lower, unsigned.
MI	N = 1	Negative.
PL	N = 0	Positive or zero.
VS	V = 1	Overflow.
VC	V = 0	No overflow.
HI	C = 1 and Z = 0	Higher, unsigned.
LS	C = 0 or Z = 1	Lower or same, unsigned.

PM0264 - Rev 5 page 65/237



Suffix	Flags	Meaning
GE	N = V	Greater than or equal, signed.
LT	N != V	Less than, signed.
GT	Z = 0 and N = V	Greater than, signed.
LE	Z = 1 and N != V	Less than or equal, signed.
AL	Can have any value	Always. This is the default when no suffix is specified.

The following example shows the use of a conditional instruction to find the absolute value of a number. R0 = abs(R1).

Absolute value

```
MOVS R0, R1 ; R0 = R1, setting flags.

IT MI ; Skipping next instruction if value 0 or positive.

RSBMI R0, R0, #0 ; If negative, R0 = -R0.
```

The following example shows the use of conditional instructions to update the value of R4 if the signed values R0 is greater than R1 and R2 is greater than R3.

Compare and update value

```
CMP R0, R1 ; Compare R0 and R1, setting flags.

ITT GT ; Skip next two instructions unless GT condition holds.

CMPGT R2, R3 ; If 'greater than', compare R2 and R3, setting flags.

MOVGT R4, R5 ; If still 'greater than', do R4 = R5.
```

3.3.8 Instruction width selection

There are many instructions that can generate either a 16-bit encoding or a 32-bit encoding depending on the operands and destination register specified. For some of these instructions, you can force a specific instruction size by using an instruction width suffix. The . w suffix forces a 32-bit instruction encoding. The . w suffix forces a 16-bit instruction encoding.

If you specify an instruction width suffix and the assembler cannot generate an instruction encoding of the requested width, it generates an error.

Note:

In some cases it might be necessary to specify the . w suffix, for example if the operand is the label of an instruction or literal data, as in the case of branch instructions. This is because the assembler might not automatically generate the right size encoding.

To use an instruction width suffix, place it immediately after the instruction mnemonic and condition code, if any. The following example shows instructions with the instruction width suffix.

Instruction width selection

```
BCS.W label ; Creates a 32-bit instruction even for a short branch.
ADDS.W R0, R0, R1 ; Creates a 32-bit instruction even though the same
; operation can be done by a 16-bit instruction.
```

3.4 General data processing instructions

Table 35 shows the data processing instructions:

Table 35. Data processing instructions

Mnemonic	Brief description	See
ADC	Add with Carry	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
ADD	Add	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
ADDW	Add	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
AND	Logical AND	Section 3.4.2: AND, ORR, EOR, BIC, and ORN
ASR	Arithmetic Shift Right	Section 3.4.3: ASR, LSL, LSR, ROR, and RRX
BIC	Bit Clear	Section 3.4.2: AND, ORR, EOR, BIC, and ORN

PM0264 - Rev 5 page 66/237



Mnemonic	Brief description	See
CLZ	Count leading zeros	Section 3.4.4: CLZ
CMN	Compare Negative	Section 3.4.5: CMP and CMN
CMP	Compare	Section 3.4.5: CMP and CMN
EOR	Exclusive OR	Section 3.4.2: AND, ORR, EOR, BIC, and ORN
LSL	Logical Shift Left	Section 3.4.3: ASR, LSL, LSR, ROR, and RRX
LSR	Logical Shift Right	Section 3.4.3: ASR, LSL, LSR, ROR, and RRX
MOV	Move	Section 3.4.6: MOV and MVN
MOVT	Move Top	Section 3.4.7: MOVT
MOVW	Move 16-bit constant	Section 3.4.6: MOV and MVN
MVN	Move NOT	Section 3.4.6: MOV and MVN
ORN	Logical OR NOT	Section 3.4.2: AND, ORR, EOR, BIC, and ORN
ORR	Logical OR	Section 3.4.2: AND, ORR, EOR, BIC, and ORN
RBIT	Reverse Bits	Section 3.4.8: REV, REV16, REVSH, and RBIT
REV	Reverse byte order in a word	Section 3.4.8: REV, REV16, REVSH, and RBIT
REV16	Reverse byte order in each halfword	Section 3.4.8: REV, REV16, REVSH, and RBIT
REVSH	Reverse byte order in bottom halfword and sign extend	Section 3.4.8: REV, REV16, REVSH, and RBIT
ROR	Rotate Right	Section 3.4.3: ASR, LSL, LSR, ROR, and RRX
RRX	Rotate Right with Extend	Section 3.4.3: ASR, LSL, LSR, ROR, and RRX
RSB	Reverse Subtract	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
SADD16	Signed Add 16	Section 3.4.9: SADD16 and SADD8
SADD8	Signed Add 8	Section 3.4.9: SADD16 and SADD8
SASX	Signed Add and Subtract with Exchange	Section 3.4.10: SASX and SSAX
SEL	Select bytes	Section 3.4.11: SEL
SSAX	Signed Subtract and Add with Exchange	Section 3.4.10: SASX and SSAX
SBC	Subtract with Carry	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
SHADD16	Signed Halving Add 16	Section 3.4.12: SHADD16 and SHADD8
SHADD8	Signed Halving Add 8	Section 3.4.12: SHADD16 and SHADD8
SHASX	Signed Halving Add and Subtract with Exchange	Section 3.4.13: SHASX and SHSAX
SHSAX	Signed Halving Subtract and Add with Exchange	Section 3.4.13: SHASX and SHSAX
SHSUB16	Signed Halving Subtract 16	Section 3.4.14: SHSUB16 and SHSUB8
SHSUB8	Signed Halving Subtract 8	Section 3.4.14: SHSUB16 and SHSUB8
SSUB16	Signed Subtract 16	Section 3.4.15: SSUB16 and SSUB8
SSUB8	Signed Subtract 8	Section 3.4.15: SSUB16 and SSUB8
SUB	Subtract	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
SUBW	Subtract	Section 3.4.1: ADD, ADC, SUB, SBC, and RSB
TEQ	Test Equivalence	Section 3.4.16: TST and TEQ
TST	Test	Section 3.4.16: TST and TEQ
UADD16	Unsigned Add 16	Section 3.4.17: UADD16 and UADD8
UADD8	Unsigned Add 8	Section 3.4.17: UADD16 and UADD8

PM0264 - Rev 5 page 67/237



Mnemonic	Brief description	See
UASX	Unsigned Add and Subtract with Exchange	Section 3.4.18: UASX and USAX
USAX	Unsigned Subtract and Add with Exchange	Section 3.4.18: UASX and USAX
UHADD16	Unsigned Halving Add 16	Section 3.4.19: UHADD16 and UHADD8
UHADD8	Unsigned Halving Add 8	Section 3.4.19: UHADD16 and UHADD8
UHASX	Unsigned Halving Add and Subtract with Exchange	Section 3.4.20: UHASX and UHSAX
UHSAX	Unsigned Halving Subtract and Add with Exchange	Section 3.4.20: UHASX and UHSAX
UHSUB16	Unsigned Halving Subtract 16	Section 3.4.21: UHSUB16 and UHSUB8
UHSUB8	Unsigned Halving Subtract 8	Section 3.4.21: UHSUB16 and UHSUB8
USAD8	Unsigned Sum of Absolute Differences	Section 3.4.22: USAD8
USADA8	Unsigned Sum of Absolute Differences and Accumulate	Section 3.4.23: USADA8
USUB16	Unsigned Subtract 16	Section 3.4.24: USUB16 and USUB8
USUB8	Unsigned Subtract 8	Section 3.4.24: USUB16 and USUB8

3.4.1 ADD, ADC, SUB, SBC, and RSB

Add, Add with carry, Subtract, Subtract with carry, and Reverse Subtract.

 $op{S}\{cond\} \{Rd,\} \ Rn, \ Operand2 \ ; \ ADD; \ ADC; \ SBC; \ RSB \\ op{S|W}\{cond\} \{Rd,\} \ Rn, \#imm12 \ ; \ ADD; \ SUB \\ Where:$

ор

Is one of:

ADD

Add.

ADC

Add with Carry.

SUB

Subtract.

SBC

Subtract with Carry.

RSB

Reverse Subtract.

S

Is an optional suffix. If ${\mbox{S}}$ is specified, the condition code flags are updated on the result of the operation.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the register holding the first operand.

Operand2

Is a flexible second operand.

PM0264 - Rev 5 page 68/237



imm₁₂

Is any value in the range 0-4095.

Operation

The ADD instruction adds the value of Operand2 or imm12 to the value in Rn.

The ADC instruction adds the values in Rn and Operand2, together with the carry flag.

The SUB instruction subtracts the value of *Operand2* or *imm12* from the value in *Rn*.

The SBC instruction subtracts the value of *Operand2* from the value in *Rn*. If the carry flag is clear, the result is reduced by one.

The RSB instruction subtracts the value in *Rn* from the value of *Operand2*. This is useful because of the wide range of options for *Operand2*.

Use ADC and SBC to synthesize multiword arithmetic.

Note:

ADDW is equivalent to the ADD syntax that uses the imm12 operand. SUBW is equivalent to the SUB syntax that uses the imm12 operand.

Restrictions

In these instructions:

- Operand2 must not be SP and must not be PC.
- Rd can be SP only in ADD and SUB, and only with the additional restrictions:
 - Rn must also be SP.
 - Any shift in Operand2 must be limited to a maximum of 3 bits using LSL.
- Rn can be SP only in ADD and SUB.
- Rd can be PC only in the ADD{cond} PC, PC, Rm instruction where:
 - You must not specify the S suffix.
 - Rm must not be PC and must not be SP.
 - If the instruction is conditional, it must be the last instruction in the IT block.
- with the exception of the ADD{ cond} PC, PC, Rm instruction, Rn can be PC only in ADD and SUB, and only with the additional restrictions:
 - You must not specify the S suffix.
 - The second operand must be a constant in the range 0-4095.

Note:

- When using the PC for an addition or a subtraction, bits[1:0] of the PC are rounded to 00 before performing the calculation, making the base address for the calculation word-aligned.
- If you want to generate the address of an instruction, you have to adjust the constant based on the
 value of the PC. Arm recommends that you use the ADR instruction instead of ADD or SUB with Rn
 equal to the PC, because your assembler automatically calculates the correct constant for the ADR
 instruction.

When Rd is PC in the ADD{cond} PC, PC, Rm instruction:

- Bit[0] of the value written to the PC is ignored.
- A branch occurs to the address created by forcing bit[0] of that value to 0.

Condition flags

If ${\tt S}$ is specified, these instructions update the N, Z, C and V flags according to the result.

```
ADD R2, R1, R3
SUBS R8, R6, #240 ; Sets the flags on the result.
RSB R4, R4, #1280 ; Subtracts contents of R4 from 1280.
ADCHI R11, R0, R3 ; Only executed if C flag set and Z.
; flag clear.
```

PM0264 - Rev 5 page 69/237



Multiword arithmetic examples

The following example shows two instructions that add a 64-bit integer contained in R2 and R3 to another 64-bit integer contained in R0 and R1, and place the result in R4 and R5.

64-bit addition

```
ADDS R4, R0, R2 ; Add the least significant words.

ADC R5, R1, R3 ; Add the most significant words with carry.
```

Multiword values do not have to use consecutive registers. The following example shows instructions that subtract a 96-bit integer contained in R9, R1, and R11 from another contained in R6, R2, and R8. The example stores the result in R6, R9, and R2.

96-bit subtraction

```
SUBS R6, R6, R9 ; Subtract the least significant words.

SBCS R9, R2, R1 ; Subtract the middle words with carry.

SBC R2, R8, R11 ; Subtract the most significant words with carry.
```

3.4.2 AND, ORR, EOR, BIC, and ORN

Logical AND, OR, Exclusive OR, Bit Clear, and OR NOT.

op{S}{cond} {Rd,} Rn, Operand2

Where:

op

Is one of:

AND

Logical AND.

ORR

Logical OR, or bit set.

EOR

Logical Exclusive OR.

BIC

Logical AND NOT, or bit clear.

ORN

Logical OR NOT.

S

Is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the register holding the first operand.

Operand2

Is a flexible second operand.

Operation

The AND, EOR, and ORR instructions perform bitwise AND, Exclusive OR, and OR operations on the values in *Rn* and *Operand2*.

The BIC instruction performs an AND operation on the bits in Rn with the complements of the corresponding bits in the value of Operand2.

PM0264 - Rev 5 page 70/237



The ORN instruction performs an OR operation on the bits in *Rn* with the complements of the corresponding bits in the value of *Operand2*.

Restrictions

Do not use SP and do not use PC.

Condition flags

If ${\tt S}$ is specified, these instructions:

- Update the N and Z flags according to the result.
- Can update the C flag during the calculation of Operand2.
- Do not affect the V flag.

```
AND R9, R2, #0xFF00
ORREQ R2, R0, R5
ANDS R9, R8, #0x19
EORS R7, R11, #0x18181818
BIC R0, R1, #0xab
ORN R7, R11, R14, ROR #4
ORNS R7, R11, R14, ASR #32
```

3.4.3 ASR, LSL, LSR, ROR, and RRX

Arithmetic Shift Right, Logical Shift Left, Logical Shift Right, Rotate Right, and Rotate Right with Extend.

```
op{S}{cond} Rd, Rm, Rs
op{S}{cond} Rd, Rm, #n
RRX{S}{cond} Rd, Rm
Where:
```

ор

Is one of:

ASR

Arithmetic Shift Right.

LSL

Logical Shift Left.

LSR

Logical Shift Right.

ROR

Rotate Right.

S

Is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation.

Rd

Is the destination register.

Rm

Is the register holding the value to be shifted.

Rs

Is the register holding the shift length to apply to the value in Rm. Only the least significant byte is used and can be in the range 0-255.

PM0264 - Rev 5 page 71/237



n

Is the shift length. The range of shift length depends on the instruction:

ASR

Shift length from 1 to 32

LSL

Shift length from 0 to 31

LSR

Shift length from 1 to 32

ROR

Shift length from 1 to 31.

Note:

MOVS Rd, Rm is the preferred syntax for LSLS Rd, Rm, #0.

Operation

ASR, LSL, LSR, and ROR move the bits in the register Rm to the left or right by the number of places specified by constant n or register Rs.

RRX moves the bits in register Rm to the right by 1.

In all these instructions, the result is written to *Rd*, but the value in register *Rm* remains unchanged. For details on what result is generated by the different instructions.

Restrictions

Do not use SP and do not use PC.

Condition flags

If S is specified:

- These instructions update the N, Z and C flags according to the result.
- The C flag is updated to the last bit shifted out, except when the shift length is 0.

```
ASR R7, R8, #9 ; Arithmetic shift right by 9 bits.

LSLS R1, R2, #3 ; Logical shift left by 3 bits with flag update.

LSR R4, R5, #6 ; Logical shift right by 6 bits.

ROR R4, R5, R6 ; Rotate right by the value in the bottom byte of R6.

RRX R4, R5 ; Rotate right with extend.
```

3.4.4 CLZ

Count Leading Zeros.

CLZ{cond} Rd, Rm

Where:

cond

Is an optional condition code.

Rd

Is the destination register.

Rm

Is the operand register.

Operation

The CLZ instruction counts the number of leading zeros in the value in Rm and returns the result in Rd. The result value is 32 if no bits are set and zero if bit[31] is set.

PM0264 - Rev 5 page 72/237



Restrictions

Do not use SP and do not use PC.

Condition flags

This instruction does not change the flags.

```
CLZ R4,R9
CLZNE R2,R3
```

3.4.5 CMP and CMN

Compare and Compare Negative.

```
CMP{cond} Rn, Operand2
CMN{cond} Rn, Operand2
Where:
```

cond

Is an optional condition code.

Rn

Is the register holding the first operand.

Operand2

Is a flexible second operand.

Operation

These instructions compare the value in a register with *Operand2*. They update the condition flags on the result, but do not write the result to a register.

The CMP instruction subtracts the value of <code>Operand2</code> from the value in <code>Rn</code>. This is the same as a <code>SUBS</code> instruction, except that the result is discarded.

The CMN instruction adds the value of *Operand2* to the value in *Rn*. This is the same as an ADDS instruction, except that the result is discarded.

Restrictions

In these instructions:

- Do not use PC.
- Operand2 must not be SP.

Condition flags

These instructions update the N, Z, C and V flags according to the result.

```
CMP R2, R9

CMN R0, #6400

CMPGT SP, R7, LSL #2
```

3.4.6 MOV and MVN

Move and Move NOT.

```
MOV{S}{cond} Rd, Operand2
MOV{S}{cond} Rd, Rm
MOV{W}{cond} Rd, #imm16
MVN{S}{cond} Rd, Operand2
Where:
```

PM0264 - Rev 5 page 73/237



S

Is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation.

cond

Is an optional condition code.

Rd

Is the destination register.

Operand2

Is a flexible second operand.

Rm

The source register.

imm16

Is any value in the range 0-65535.

Operation

The MOV instruction copies the value of Operand2 into Rd.

When Operand2 in a MOV instruction is a register with a shift other than LSL #0, the preferred syntax is the corresponding shift instruction:Also, the MOV instruction permits additional forms of Operand2 as synonyms for shift instructions:

- ASR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, ASR #n.
- LSL{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, LSL #n if n!= 0.
- LSR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, LSR #n.
- ROR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, ROR #n.
- RRX{S}{cond} Rd, Rm is the preferred syntax for MOV{S}{cond} Rd, Rm, RRX.
- MOV{S}{cond} Rd, Rm, ASR Rs is a synonym for ASR{S}{cond} Rd, Rm, Rs.
- MOV{S}{cond} Rd, Rm, LSL Rs is a synonym for LSL{S}{cond} Rd, Rm, Rs.
- MOV{S}{cond} Rd, Rm, LSR Rs is a synonym for LSR{S}{cond} Rd, Rm, Rs.
- MOV{S}{cond} Rd, Rm, ROR Rs is a synonym for ROR{S}{cond} Rd, Rm, Rs.

The MVN instruction takes the value of *Operand2*, performs a bitwise logical NOT operation on the value, and places the result into *Rd*.

The MOVW instruction provides the same function as MOV, but is restricted to using the imm16 operand.

Restrictions

Note:

Note:

You can use SP and PC only in the MOV instruction, with the following restrictions:

- The second operand must be a register without shift.
- You must not specify the S suffix.

When Rd is PC in a MOV instruction:

- Bit[0] of the value written to the PC is ignored.
- A branch occurs to the address created by forcing bit[0] of that value to 0.

Though it is possible to use MOV as a branch instruction, Arm strongly recommends the use of a BX or BLX instruction to branch for software portability to the Arm instruction set.

Condition flags

If $\mbox{\ensuremath{\mathbb{S}}}$ is specified, these instructions:

- Update the N and Z flags according to the result.
- Can update the C flag during the calculation of Operand2.
- Do not affect the V flag.

PM0264 - Rev 5 page 74/237



```
MOVS R11, #0x000B ; Write value of 0x000B to R11, flags get updated.

MOV R1, #0xFA05 ; Write value of 0xFA05 to R1, flags are not updated.

MOVS R10, R12 ; Write value in R12 to R10, flags get updated.

MOV R3, #23 ; Write value of 23 to R3.

MOV R8, SP ; Write value of stack pointer to R8.

MVNS R2, #0xF ; Write value of 0xFFFFFFFF0 (bitwise inverse of 0xF).

; to the R2 and update flags.
```

3.4.7 MOVT

Move Top.

MOVT{cond} Rd, #imm16

Where:

cond

Is an optional condition code.

Rd

Is the destination register.

imm₁₆

Is a 16-bit immediate constant and must be in the range 0-65535.

Operation

MOVT writes a 16-bit immediate value, *imm16*, to the top halfword, *Rd*[31:16], of its destination register. The write does not affect *Rd*[15:0].

The MOV, MOVT instruction pair enables you to generate any 32-bit constant.

Restrictions

Rd must not be SP and must not be PC.

Condition flags

This instruction does not change the flags.

```
MOVT R3, #0xF123; Write 0xF123 to upper halfword of R3, lower halfword; and APSR are unchanged.
```

3.4.8 REV, REV16, REVSH, and RBIT

Reverse bytes and Reverse bits.

op{cond} Rd, Rn

Where:

op

Is one of:

REV

Reverse byte order in a word.

REV16

Reverse byte order in each halfword independently.

REVSH

Reverse byte order in the bottom halfword, and sign extend to 32 bits.

RBIT

Reverse the bit order in a 32-bit word.

PM0264 - Rev 5 page 75/237



cond

Is an optional condition code.

Rd

Is the destination register.

Rn

Is the register holding the operand.

Operation

Use these instructions to change endianness of data:

REV converts either:

- 32-bit big-endian data into little-endian data.
- 32-bit little-endian data into big-endian data.

REV16 converts either:

- 16-bit big-endian data into little-endian data.
- 16-bit little-endian data into big-endian data.

REVSH converts either:

- 16-bit signed big-endian data into 32-bit signed little-endian data.
- 16-bit signed little-endian data into 32-bit signed big-endian data.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not change the flags.

```
REV R3, R7; Reverse byte order of value in R7 and write it to R3.
REV16 R0, R0; Reverse byte order of each 16-bit halfword in R0.
REVSH R0, R5; Reverse Signed Halfword.
REVHS R3, R7; Reverse with Higher or Same condition.
RBIT R7, R8; Reverse bit order of value in R8 and write the result to R7.
```

3.4.9 SADD16 and SADD8

Signed Add 16 and Signed Add 8.

 $op{cond}{Rd,}Rn,Rm$

Where:

op

Is one of:

SADD16

Performs two 16-bit signed integer additions.

SADD8

Performs four 8-bit signed integer additions.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

PM0264 - Rev 5 page 76/237



Rm

Is the second operand register.

Operation

Use these instructions to perform a halfword or byte add in parallel.

The SADD16 instruction: The SADD8 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Writes the result in the corresponding halfwords of the destination register.
- 1. Adds each byte of the first operand to the corresponding byte of the second operand.
- 2. Writes the result in the corresponding bytes of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions set the APSR.GE bits according to the results of the additions.

For SADD16:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = SInt(R[n]<15:0>) + SInt(R[m]<15:0>);
    sum2 = SInt(R[n]<31:16>) + SInt(R[m]<31:16>);
    R[d]<15:0> = sum1<15:0>;
    R[d]<31:16> = sum2<15:0>;
    APSR.GE<1:0> = if sum1 >= 0 then '11' else '00';
    APSR.GE<3:2> = if sum2 >= 0 then '11' else '00';
```

For SADD8:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = SInt(R[n]<7:0>) + SInt(R[m]<7:0>);
    sum2 = SInt(R[n]<15:8>) + SInt(R[m]<15:8>);
    sum3 = SInt(R[n]<23:16>) + SInt(R[m]<23:16>);
    sum4 = SInt(R[n]<31:24>) + SInt(R[m]<31:24>);
    R[d]<7:0> = sum1<7:0>;
    R[d]<15:8> = sum2<7:0>;
    R[d]<23:16> = sum3<7:0>;
    R[d]<31:24> = sum4<7:0>;
    APSR.GE<0> = if sum1 >= 0 then '1' else '0';
    APSR.GE<1> = if sum2 >= 0 then '1' else '0';
    APSR.GE<2> = if sum3 >= 0 then '1' else '0';
    APSR.GE<3> = if sum4 >= 0 then '1' else '0';
```

```
SADD16 R1, R0 ; Adds the halfwords in R0 to the corresponding halfwords of ; R1 and writes to corresponding halfword of R1.SADD8 R4, R0, R5 ; Adds bytes of R0 to the corresponding byte in R5 and writes ; to the corresponding byte in R4.
```

3.4.10 SASX and SSAX

Signed Add and Subtract with Exchange and Signed Subtract and Add with Exchange.

```
op{cond} {Rd,} Rn, Rm
```

Where:

PM0264 - Rev 5 page 77/237



op

Is one of:

SASX

Signed Add and Subtract with Exchange.

SSAX

Signed Subtract and Add with Exchange.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

The SASX instruction:

- 1. Adds the signed top halfword of the first operand with the signed bottom halfword of the second operand.
- 2. Writes the signed result of the addition to the top halfword of the destination register.
- 3. Subtracts the signed bottom halfword of the second operand from the top signed halfword of the first operand.
- Writes the signed result of the subtraction to the bottom halfword of the destination register.

The SSAX instruction:

- 1. Subtracts the signed bottom halfword of the second operand from the top signed halfword of the first operand.
- 2. Writes the signed result of the addition to the bottom halfword of the destination register.
- 3. Adds the signed top halfword of the first operand with the signed bottom halfword of the second operand.
- 4. Writes the signed result of the subtraction to the top halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions set the APSR.GE bits according to the results.

For SASX:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    diff = SInt(R[n]<15:0>) - SInt(R[m]<31:16>);
    sum = SInt(R[n]<31:16>) + SInt(R[m]<15:0>);
    R[d]<15:0> = diff<15:0>;
    R[d]<31:16> = sum<15:0>;
    APSR.GE<1:0> = if diff >= 0 then '11' else '00';
    APSR.GE<3:2> = if sum >= 0 then '11' else '00';
```

For SSAX:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    sum = SInt(R[n]<15:0>) + SInt(R[m]<31:16>);
    diff = SInt(R[n]<31:16>) - SInt(R[m]<15:0>);
    R[d]<15:0> = sum<15:0>;
    R[d]<31:16> = diff<15:0>;
    APSR.GE<1:0> = if sum >= 0 then '11' else '00';
    APSR.GE<3:2> = if diff >= 0 then '11' else '00';
```

PM0264 - Rev 5 page 78/237



```
SASX R0, R4, R5; Adds top halfword of R4 to bottom halfword of R5 and; writes to top halfword of R0.; Subtracts bottom halfword of R5 from top halfword of R4; and writes to bottom halfword of R0.

SSAX R7, R3, R2; Subtracts top halfword of R2 from bottom halfword of R3; and writes to bottom halfword of R7.; Adds top halfword of R3 with bottom halfword of R2 and; writes to top halfword of R7.
```

3.4.11 SEL

Select bytes. Selects each byte of its result from either its first operand or its second operand, according to the values of the GE flags.

SEL{cond} {Rd,} Rn, Rm

Where:

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

The SEL instruction:

- 1. Reads the value of each bit of APSR.GE.
- 2. Depending on the value of APSR.GE, assigns the destination register the value of either the first or second operand register.

The behavior is:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    R[d]<7:0> = if APSR.GE<0> == '1' then R[n]<7:0> else R[m]<7:0>;
    R[d]<15:8> = if APSR.GE<1> == '1' then R[n]<15:8> else R[m]<15:8>;
    R[d]<23:16> = if APSR.GE<2> == '1' then R[n]<23:16> else R[m]<23:16>;
    R[d]<31:24> = if APSR.GE<3> == '1' then R[n]<31:24> else R[m]<31:24>;
```

Restrictions

None.

Condition flags

These instructions do not change the flags.

```
SADD16 R0, R1, R2 ; Set GE bits based on result.
SEL R0, R0, R3 ; Select bytes from R0 or R3, based on GE.
```

3.4.12 SHADD16 and SHADD8

Signed Halving Add 16 and Signed Halving Add 8.

```
op{cond} {Rd,} Rn, Rm
```

Where:

PM0264 - Rev 5 page 79/237



op

Is one of:

SHADD16

Signed Halving Add 16.

SHADD8

Signed Halving Add 8.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register.

The SHADD16 instruction: The SHADD8 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Shuffles the result by one bit to the right, halving the data.
- 3. Writes the halfword results in the destination register.
- 1. Adds each byte of the first operand to the corresponding byte of the second operand.
- 2. Shuffles the result by one bit to the right, halving the data.
- 3. Writes the byte results in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not change the flags.

```
SHADD16 R1, R0 ; Adds halfwords in R0 to corresponding halfword of R1 and ; writes halved result to corresponding halfword in R1.

SHADD8 R4, R0, R5; Adds bytes of R0 to corresponding byte in R5 and ; writes halved result to corresponding byte in R4.
```

3.4.13 SHASX and SHSAX

Signed Halving Add and Subtract with Exchange and Signed Halving Subtract and Add with Exchange.

```
op{cond}{Rd,} Rn, Rm
```

Where:

op

Is one of:

SHASX

Add and Subtract with Exchange and Halving.

SHSAX

Subtract and Add with Exchange and Halving.

PM0264 - Rev 5 page 80/237



cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

The SHASX instruction:

- 1. Adds the top halfword of the first operand with the bottom halfword of the second operand.
- 2. Writes the halfword result of the addition to the top halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.
- 3. Subtracts the top halfword of the second operand from the bottom highword of the first operand.
- 4. Writes the halfword result of the division in the bottom halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.

The SHSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 2. Writes the halfword result of the addition to the bottom halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.
- 3. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 4. Writes the halfword result of the division in the top halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the condition code flags.

```
SHASX R7, R4, R2; Adds top halfword of R4 to bottom halfword of R2; and writes halved result to top halfword of R7.; Subtracts top halfword of R2 from bottom halfword of R4 and writes halved result to bottom halfword of R7.

SHSAX R0, R3, R5; Subtracts bottom halfword of R5 from top halfword; of R3 and writes halved result to top halfword of R0.; Adds top halfword of R5 to bottom halfword of R3 and; writes halved result to bottom halfword of R0.
```

3.4.14 SHSUB16 and SHSUB8

Signed Halving Subtract 16 and Signed Halving Subtract 8.

```
op{cond} {Rd,} Rn, Rm
```

Where:

op

Is one of:

SHSUB16

Signed Halving Subtract 16.

SHSUB8

Signed Halving Subtract 8.

PM0264 - Rev 5 page 81/237



cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register.

The SHSUB16 instruction: The SHSUBB8 instruction:

- 1. Subtracts each halfword of the second operand from the corresponding halfwords of the first operand.
- 2. Shuffles the result by one bit to the right, halving the data.
- 3. Writes the halved halfword results in the destination register.
- 1. Subtracts each byte of the second operand from the corresponding byte of the first operand.
- 2. Shuffles the result by one bit to the right, halving the data.
- 3. Writes the corresponding signed byte results in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not change the flags.

```
SHSUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword ; of R1 and writes to corresponding halfword of R1.

SHSUB8 R4, R0, R5 ; Subtracts bytes of R0 from corresponding byte in R5, ; and writes to corresponding byte in R4.
```

3.4.15 SSUB16 and SSUB8

Signed Subtract 16 and Signed Subtract 8.

```
op{cond} {Rd,} Rn, Rm
```

Where:

op

Is one of:

SSUB16

Performs two 16-bit signed integer subtractions.

SSUB8

Performs four 8-bit signed integer subtractions.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

PM0264 - Rev 5 page 82/237



Rm

Is the second operand register.

Operation

Use these instructions to change endianness of data.

The SSUB16 instruction: The SSUB8 instruction:

- 1. Subtracts each halfword from the second operand from the corresponding halfword of the first operand.
- 2. Writes the difference result of two signed halfwords in the corresponding halfword of the destination register.
- 1. Subtracts each byte of the second operand from the corresponding byte of the first operand.
- 2. Writes the difference result of four signed bytes in the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions set the APSR.GE bits according to the results of the subtractions.

For SSUB16

```
if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = SInt(R[n]<15:0>) - SInt(R[m]<15:0>);
    diff2 = SInt(R[n]<31:16>) - SInt(R[m]<31:16>);
    R[d]<15:0> = diff1<15:0>;
    R[d]<31:16> = diff2<15:0>;

APSR.GE<1:0> = if diff1 >= 0 then '11' else '00';

APSR.GE<3:2> = if diff2 >= 0 then '11' else '00';
```

For SSUB8:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = SInt(R[n]<7:0>) - SInt(R[m]<7:0>);
    diff2 = SInt(R[n]<15:8>) - SInt(R[m]<15:8>);
    diff3 = SInt(R[n]<23:16>) - SInt(R[m]<23:16>);
    diff4 = SInt(R[n]<31:24>) - SInt(R[m]<31:24>);
    R[d]<7:0> = diff1<7:0>;
    R[d]<15:8> = diff2<7:0>;
    R[d]<23:16> = diff3<7:0>;
    R[d]<31:24> = diff4<7:0>;
    APSR.GE<0> = if diff1 >= 0 then '1' else '0';
    APSR.GE<1> = if diff2 >= 0 then '1' else '0';
    APSR.GE<2> = if diff3 >= 0 then '1' else '0';
```

```
SSUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword of R1 ; and writes to corresponding halfword of R1.

SSUB8 R4, R0, R5 ; Subtracts bytes of R5 from corresponding byte in ; R0, and writes to corresponding byte of R4.
```

3.4.16 TST and TEQ

Test bits and Test Equivalence.

```
TST{cond} Rn, Operand2
TEQ{cond} Rn, Operand2
Where:
```

cond

Is an optional condition code.

PM0264 - Rev 5 page 83/237



Rn

Is the first operand register.

Operand2

Is a flexible second operand.

Operation

These instructions test the value in a register against *Operand2*. They update the condition flags based on the result, but do not write the result to a register.

The TST instruction performs a bitwise AND operation on the value in *Rn* and the value of *Operand2*. This is the same as the ANDS instruction, except that it discards the result.

To test whether a bit of Rn is 0 or 1, use the TST instruction with an Operand2 constant that has that bit set to 1 and all other bits cleared to 0.

The TEQ instruction performs a bitwise Exclusive OR operation on the value in *Rn* and the value of *Operand2*. This is the same as the EORS instruction, except that it discards the result.

Use the TEQ instruction to test if two values are equal without affecting the V or C flags.

TEQ is also useful for testing the sign of a value. After the comparison, the N flag is the logical Exclusive OR of the sign bits of the two operands.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions:

- Update the N and Z flags according to the result.
- Can update the C flag during the calculation of Operand2,
- Do not affect the V flag.

```
TST R0, #0x3F8 ; Perform bitwise AND of R0 value to 0x3F8,
; APSR is updated but result is discarded

TEQEQ R10, R9 ; Conditionally test if value in R10 is equal to
; value in R9, APSR is updated but result is discarded.
```

3.4.17 UADD16 and **UADD8**

Unsigned Add 16 and Unsigned Add 8.

```
op{cond} {Rd,} Rn, Rm
Where:
```

ор

Is one of:

UADD16

Performs two 16-bit unsigned integer additions.

UADD8

Performs four 8-bit unsigned integer additions.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

PM0264 - Rev 5 page 84/237



Rm

Is the second operand register.

Operation

Use these instructions to add 16- and 8-bit unsigned data.

The UADD16 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Writes the unsigned result in the corresponding halfwords of the destination register.

The HADDS instruction

- 1. Adds each byte of the first operand to the corresponding byte of the second operand.
- 2. Writes the unsigned result in the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions set the APSR.GE bits according to the results of the additions.

For UADD16:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = UInt(R[n]<15:0>) + UInt(R[m]<15:0>);
    sum2 = UInt(R[n]<31:16>) + UInt(R[m]<31:16>);
    R[d]<15:0> = sum1<15:0>;
    R[d]<31:16> = sum2<15:0>;
    APSR.GE<1:0> = if sum1 >= 0x10000 then '11' else '00';
    APSR.GE<3:2> = if sum2 >= 0x10000 then '11' else '00';
```

For UADD8:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = UInt(R[n]<7:0>) + UInt(R[m]<7:0>);
    sum2 = UInt(R[n]<15:8>) + UInt(R[m]<15:8>);
    sum3 = UInt(R[n]<23:16>) + UInt(R[m]<23:16>);
    sum4 = UInt(R[n]<31:24>) + UInt(R[m]<31:24>);
    R[d]<7:0> = sum1<7:0>;
    R[d]<15:8> = sum2<7:0>;
    R[d]<23:16> = sum3<7:0>;
    R[d]<31:24> = sum4<7:0>;
    APSR.GE<0> = if sum1 >= 0x100 then '1' else '0';
    APSR.GE<1> = if sum2 >= 0x100 then '1' else '0';
    APSR.GE<2> = if sum3 >= 0x100 then '1' else '0';
    APSR.GE<3> = if sum4 >= 0x100 then '1' else '0';
```

```
UADD16 R1, R0 ; Adds halfwords in R0 to corresponding halfword of R1, ; writes to corresponding halfword of R1.

UADD8 R4, R0, R5 ; Adds bytes of R0 to corresponding byte in R5 and writes ; to corresponding byte in R4.
```

3.4.18 UASX and USAX

Unsigned Add and Subtract with Exchange and Unsigned Subtract and Add with Exchange.

```
op{cond} {Rd,} Rn, Rm
```

Where:

PM0264 - Rev 5 page 85/237



op

Is one of:

UASX

Add and Subtract with Exchange.

USAX

Subtract and Add with Exchange.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

The **UASX** instruction:

- 1. Subtracts the top halfword of the second operand from the bottom halfword of the first operand.
- 2. Writes the unsigned result from the subtraction to the bottom halfword of the destination register.
- 3. Adds the top halfword of the first operand with the bottom halfword of the second operand.
- 4. Writes the unsigned result of the addition to the top halfword of the destination register.

The USAX instruction:

- 1. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 2. Writes the unsigned result of the addition to the bottom halfword of the destination register.
- 3. Subtracts the bottom halfword of the second operand from the top halfword of the first operand.
- 4. Writes the unsigned result from the subtraction to the top halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions set the APSR.GE bits according to the results.

For UASX:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    diff = UInt(R[n]<15:0>) - UInt(R[m]<31:16>);
    sum = UInt(R[n]<31:16>) + UInt(R[m]<15:0>);
    R[d]<15:0> = diff<15:0>;
    R[d]<31:16> = sum<15:0>;
    APSR.GE<1:0> = if diff >= 0 then '11' else '00';
    APSR.GE<3:2> = if sum >= 0x10000 then '11' else '00';
```

For USAX:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    sum = UInt(R[n]<15:0>) + UInt(R[m]<31:16>);
    diff = UInt(R[n]<31:16>) - UInt(R[m]<15:0>);
    R[d]<15:0> = sum<15:0>;
    R[d]<31:16> = diff<15:0>;
    APSR.GE<1:0> = if sum >= 0x10000 then '11' else '00';
    APSR.GE<3:2> = if diff >= 0 then '11' else '00';
```

PM0264 - Rev 5 page 86/237



```
UASX R0, R4, R5; Adds top halfword of R4 to bottom halfword of R5 and; writes to top halfword of R0.; Subtracts bottom halfword of R5 from top halfword of R0; and writes to bottom halfword of R0.

USAX R7, R3, R2; Subtracts top halfword of R2 from bottom halfword of R3; and writes to bottom halfword of R7.; Adds top halfword of R3 to bottom halfword of R2 and; writes to top halfword of R7.
```

3.4.19 UHADD16 and UHADD8

Unsigned Halving Add 16 and Unsigned Halving Add 8.

```
op{cond} {Rd,} Rn, Rm
```

Where:

op

Is one of:

UHADD16

Unsigned Halving Add 16.

UHADD8

Unsigned Halving Add 8.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the register holding the first operand.

Rm

Is the register holding the second operand.

Operation

Use these instructions to add 16- and 8-bit data and then to halve the result before writing the result to the destination register.

The UHADD16 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Shuffles the halfword result by one bit to the right, halving the data.
- 3. Writes the unsigned results to the corresponding halfword in the destination register.

The UHADD8 instruction:

- 1. Adds each byte of the first operand to the corresponding byte of the second operand.
- 2. Shuffles the byte result by one bit to the right, halving the data.
- 3. Writes the unsigned results in the corresponding byte in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not change the flags.

```
UHADD16 R7, R3 ; Adds halfwords in R7 to corresponding halfword of R3 ; and writes halved result to corresponding halfword in R7.

UHADD8 R4, R0, R5 ; Adds bytes of R0 to corresponding byte in R5 and writes ; halved result to corresponding byte in R4.
```

PM0264 - Rev 5 page 87/237



3.4.20 UHASX and UHSAX

Unsigned Halving Add and Subtract with Exchange and Unsigned Halving Subtract and Add with Exchange.

```
op{cond}{Rd,}Rn,Rm
```

Where:

op

Is one of:

UHASX

Unsigned Halving Add and Subtract with Exchange.

UHSAX

Unsigned Halving Subtract and Add with Exchange.

cond

Is an optional condition code.

Rd

Is the destination register. If Rd is omitted, the destination register is Rn.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

The UHASX instruction:

- 1. Adds the top halfword of the first operand with the bottom halfword of the second operand.
- 2. Shifts the result by one bit to the right causing a divide by two, or halving.
- 3. Writes the halfword result of the addition to the top halfword of the destination register.
- 4. Subtracts the top halfword of the second operand from the bottom halfword of the first operand.
- 5. Shifts the result by one bit to the right causing a divide by two, or halving.
- 6. Writes the halfword result of the subtraction in the bottom halfword of the destination register.

The UHSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top halfword of the first operand.
- 2. Shifts the result by one bit to the right causing a divide by two, or halving.
- 3. Writes the halfword result of the subtraction in the top halfword of the destination register.
- 4. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 5. Shifts the result by one bit to the right causing a divide by two, or halving.
- 6. Writes the halfword result of the addition to the bottom halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the condition code flags.

```
UHASX R7, R4, R2 ; Adds top halfword of R4 with bottom halfword of R2 ; and writes halved result to top halfword of R7. ; Subtracts top halfword of R2 from bottom halfword of R7 and writes halved result to bottom halfword of R7. UHSAX R0, R3, R5 ; Subtracts bottom halfword of R5 from top halfword of R3 and writes halved result to top halfword of R0. ; Adds top halfword of R5 to bottom halfword of R3 and ; writes halved result to bottom halfword of R0.
```

PM0264 - Rev 5 page 88/237



3.4.21 UHSUB16 and UHSUB8

Unsigned Halving Subtract 16 and Unsigned Halving Subtract 8.

```
op{cond}{Rd,}Rn,Rm
```

Where:

op

Is one of:

UHSUB16

Performs two unsigned 16-bit integer subtractions, halves the results, and writes the results to the destination register.

UHSUB8

Performs four unsigned 8-bit integer subtractions, halves the results, and writes the results to the destination register.

cond

Is an optional condition code.

Rd

Is the destination register. If Rd is omitted, the destination register is Rn.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register.

The UHSUB16 instruction:

- 1. Subtracts each halfword of the second operand from the corresponding halfword of the first operand.
- 2. Shuffles each halfword result to the right by one bit, halving the data.
- 3. Writes each unsigned halfword result to the corresponding halfwords in the destination register.

The UHSUB8 instruction:

- 1. Subtracts each byte of second operand from the corresponding byte of the first operand.
- 2. Shuffles each byte result by one bit to the right, halving the data.
- 3. Writes the unsigned byte results to the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not change the flags.

```
UHSUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword of ; R1 and writes halved result to corresponding halfword in ; R1.

UHSUB8 R4, R0, R5 ; Subtracts bytes of R5 from corresponding byte in R0 and ; writes halved result to corresponding byte in R4.
```

3.4.22 USAD8

Unsigned Sum of Absolute Differences.

```
USAD8{cond} {Rd,} Rn, Rm
```

Where:

PM0264 - Rev 5 page 89/237



cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

The USAD8 instruction:

- 1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
- 2. Adds the absolute values of the differences together.
- 3. Writes the result to the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not change the flags.

```
USAD8 R1, R4, R0 ; Subtracts each byte in R0 from corresponding byte of R4 ; adds the differences and writes to R1.

USAD8 R0, R5 ; Subtracts bytes of R5 from corresponding byte in R0, ; adds the differences and writes to R0.
```

3.4.23 USADA8

Unsigned Sum of Absolute Differences and Accumulate.

```
USADA8{cond} Rd, Rn, Rm, Ra
```

Where:

cond

Is an optional condition code.

Rd

Is the destination register.

Rn

Is the first operand register.

Rm

Is the second operand register.

Ra

Is the register that contains the accumulation value.

Operation

The USADA8 instruction:

- 1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
- 2. Adds the unsigned absolute differences together.
- 3. Adds the accumulation value to the sum of the absolute differences.
- 4. Writes the result to the destination register.

PM0264 - Rev 5 page 90/237



Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not change the flags.

```
USADA8 R1, R0, R6 ; Subtracts bytes in R0 from corresponding halfword of R1 ; adds differences, adds value of R6, writes to R1.

USADA8 R4, R0, R5, R2 ; Subtracts bytes of R5 from corresponding byte in R0 ; adds differences, adds value of R2 writes to R4.
```

3.4.24 USUB16 and USUB8

Unsigned Subtract 16 and Unsigned Subtract 8.

```
op{cond} {Rd,} Rn, Rm
Where:
```

op

Is one of:

USUB16

Unsigned Subtract 16.

USUB8

Unsigned Subtract 8.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

Rm

Is the second operand register.

Operation

Use these instructions to subtract 16-bit and 8-bit data before writing the result to the destination register.

The USUB16 instruction:

- 1. Subtracts each halfword from the second operand register from the corresponding halfword of the first operand register.
- 2. Writes the unsigned result in the corresponding halfwords of the destination register.

The USUB8 instruction:

- 1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
- 2. Writes the unsigned byte result in the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions set the APSR.GE bits according to the results of the subtractions.

For USUB16:

PM0264 - Rev 5 page 91/237



```
if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = UInt(R[n]<15:0>) - UInt(R[m]<15:0>);
    diff2 = UInt(R[n]<31:16>) - UInt(R[m]<31:16>);
    R[d]<15:0> = diff1<15:0>;
    R[d]<31:16> = diff2<15:0>;
    APSR.GE<1:0> = if diff1 >= 0 then '11' else '00';
    APSR.GE<3:2> = if diff2 >= 0 then '11' else '00';
```

For USUB8:

```
if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = UInt(R[n]<7:0>) - UInt(R[m]<7:0>);
    diff2 = UInt(R[n]<15:8>) - UInt(R[m]<15:8>);
    diff3 = UInt(R[n]<23:16>) - UInt(R[m]<23:16>);
    diff4 = UInt(R[n]<31:24>) - UInt(R[m]<23:16>);
    R[d]<7:0> = diff1<7:0>;
    R[d]<7:0>;
    R[d]<15:8> = diff2<7:0>;
    R[d]<23:16> = diff3<7:0>;
    R[d]<23:16> = diff3<7:0>;
    R[d]<31:24> = diff4<7:0>;
    APSR.GE<0> = if diff1 >= 0 then '1' else '0';
    APSR.GE<1> = if diff2 >= 0 then '1' else '0';
    APSR.GE<2> = if diff3 >= 0 then '1' else '0';
    APSR.GE<3> = if diff4 >= 0 then '1' else '0';

USUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword of R1
```

```
USUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword of R1 ; and writes to corresponding halfword in R1.

USUB8 R4, R0, R5 ; Subtracts bytes of R5 from corresponding byte in R0 and ; writes to the corresponding byte in R4.
```

3.5 Multiply and divide instructions

Table 36 shows the multiply and divide instructions:

Table 36. Multiply and divide instructions

Mnemonic	Brief description	See
MLA	Multiply with Accumulate, 32-bit result	Section 3.5.1: MUL, MLA, and MLS
MLS	Multiply and Subtract, 32-bit result	Section 3.5.1: MUL, MLA, and MLS
MUL	Multiply, 32-bit result	Section 3.5.1: MUL, MLA, and MLS
SDIV	Signed Divide	Section 3.5.2: SDIV and UDIV
SMLA[B,T]	Signed Multiply Accumulate (halfwords)	Section 3.5.3: SMLAWB, SMLAWT, SMLABB, SMLABT, SMLATB, and SMLATT
SMLAD, SMLADX	Signed Multiply Accumulate Dual	Section 3.5.4: SMLAD and SMLADX
SMLAL	Signed Multiply with Accumulate (32 × 32 + 64), 64-bit result	Section 3.5.11: UMULL, UMAAL, UMLAL, SMULL, and SMLAL
SMLAL[B,T]	Signed Multiply Accumulate Long (halfwords)	Section 3.5.5: SMLALD, SMLALDX, SMLALBB, SMLALBT, SMLALTB, and SMLALTT
SMLALD, SMLALDX	Signed Multiply Accumulate Long Dual	Section 3.5.5: SMLALD, SMLALDX, SMLALBB, SMLALBT, SMLALTB, and SMLALTT
SMLAW[B T]	Signed Multiply Accumulate (word by halfword)	Section 3.5.3: SMLAWB, SMLAWT, SMLABB, SMLABT, SMLATB, and SMLATT
SMLSD	Signed Multiply Subtract Dual	Section 3.5.6: SMLSD and SMLSLD
SMLSLD	Signed Multiply Subtract Long Dual	Section 3.5.6: SMLSD and SMLSLD
SMMLA	Signed Most Significant Word Multiply Accumulate	Section 3.5.7: SMMLA and SMMLS
SMMLS, SMMLSR	Signed Most Significant Word Multiply Subtract	Section 3.5.7: SMMLA and SMMLS

PM0264 - Rev 5 page 92/237



Mnemonic	Brief description	See
SMMUL, SMMULR	Signed Most Significant Word Multiply	Section 3.5.8: SMMUL
SMUAD, SMUADX	Signed Dual Multiply Add	Section 3.5.9: SMUAD and SMUSD
SMUL[B,T]	Signed Multiply (word by halfword)	Section 3.5.10: SMUL and SMULW
SMULL	Signed Multiply (32 × 32), 64-bit result	Section 3.5.11: UMULL, UMAAL, UMLAL, SMULL, and SMLAL
SMULWB, SMULWT	Signed Multiply (word by halfword)	Section 3.5.10: SMUL and SMULW
SMUSDX,SMUSD	Signed Dual Multiply Subtract	Section 3.5.9: SMUAD and SMUSD
UDIV	Unsigned Divide	Section 3.5.2: SDIV and UDIV
UMAAL	Unsigned Multiply Accumulate Accumulate Long (32 × 32 + 32 + 32), 64-bit result	Section 3.5.11: UMULL, UMAAL, UMLAL, SMULL, and SMLAL
UMLAL	Unsigned Multiply with Accumulate (32 × 32 + 64), 64-bit result	Section 3.5.11: UMULL, UMAAL, UMLAL, SMULL, and SMLAL
UMULL	Unsigned Multiply (32 × 32), 64-bit result	Section 3.5.11: UMULL, UMAAL, UMLAL, SMULL, and SMLAL

3.5.1 MUL, MLA, and MLS

Multiply, Multiply with Accumulate, and Multiply with Subtract, using 32-bit operands, and producing a 32-bit result

MUL {S} {cond} {Rd,} Rn, Rm; Multiply

 $\mathtt{MLA} \{ \textit{cond} \} \; \textit{Rd}, \; \textit{Rn}, \; \textit{Rm}, \; \textit{Ra} \; ; \; \textbf{Multiply with accumulate} \\$

MLS{cond} Rd, Rn, Rm, Ra; Multiply with subtract

Where:

cond

Is an optional condition code.

S Rd

Is an optional suffix. If ${\ \tt S}$ is specified, the condition code flags are updated on the result of the operation.

Is the destination register. If Rd is omitted, the destination register is Rn.

Rn, Rm

Are registers holding the values to be multiplied.

Ra

Is a register holding the value to be added or subtracted from.

Operation

The MUL instruction multiplies the values from Rn and Rm, and places the least significant 32 bits of the result in Rd.

The MLA instruction multiplies the values from Rn and Rm, adds the value from Ra, and places the least significant 32 bits of the result in Rd.

The MLS instruction multiplies the values from Rn and Rm, subtracts the product from the value from Ra, and places the least significant 32 bits of the result in Rd.

The results of these instructions do not depend on whether the operands are signed or unsigned.

Restrictions

In these instructions, do not use SP and do not use PC.

If you use the ${\tt S}$ suffix with the ${\tt MUL}$ instruction:

• Rd, Rn, and Rm must all be in the range R0-R7.

PM0264 - Rev 5 page 93/237



- Rd must be the same as Rm.
- You must not use the cond suffix.

Condition flags

The MLA instruction and MULS instructions:

- Only MULS instruction updates the N and Z flags according to the result.
- No other MUL, MLA, or MLS instruction affects the condition flags.

```
MUL R10, R2, R5 ; Multiply, R10 = R2 \times R5 
MLA R10, R2, R1, R5 ; Multiply with accumulate, R10 = (R2 \times R1) + R5 
MULS R0, R2, R2 ; Multiply with flag update, R0 = R2 \times R2 
MULLT R2, R3, R2 ; Conditionally multiply, R2 = R3 \times R2 
MLS R4, R5, R6, R7 ; Multiply with subtract, R4 = R7 - (R5 \times R6)
```

3.5.2 SDIV and UDIV

Signed Divide and Unsigned Divide.

```
SDIV{cond} {Rd,} Rn, Rm
UDIV{cond} {Rd,} Rn, Rm
```

Where:

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the register holding the value to be divided.

Rm

Is a register holding the divisor.

Operation

The SDIV instruction performs a signed integer division of the value in Rn by the value in Rm.

The UDIV instruction performs an unsigned integer division of the value in Rn by the value in Rm.

For both instructions, if the value in Rn is not divisible by the value in Rm, the result is rounded towards zero.

For the Cortex-M33 processor, the integer divide operation latency is in the range of 2-11 cycles.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not change the flags.

```
SDIV R0, R2, R4 ; Signed divide, R0 = R2/R4
UDIV R8, R8, R1 ; Unsigned divide, R8 = R8/R1
```

3.5.3 SMLAWB, SMLAWT, SMLABB, SMLABT, SMLATB, and SMLATT

Signed Multiply Accumulate (halfwords).

```
op{cond} Rd, Rn, Rm, Ra Where:
```

PM0264 - Rev 5 page 94/237



op

Is one of:

SMLAWB

Signed Multiply Accumulate (word by halfword) The bottom halfword, bits [15:0], of Rm is used.

SMLAWT

Signed Multiply Accumulate (word by halfword) The top halfword, bits [31:16] of Rm is used.

SMLABB, SMLABT

Signed Multiply Accumulate Long (halfwords)
The bottom halfword, bits [15:0], of Rm is used.

SMLATB, SMLATT

Signed Multiply Accumulate Long (halfwords) The top halfword, bits [31:16] of *Rm* is used.

cond

Is an optional condition code.

Rd

Is the destination register.

Rn, Rm

Are registers holding the values to be multiplied.

Ra

Is a register holding the value to be added or subtracted from.

Operation

The SMLABB, SMLABT, SMLATB, SMLATT instructions:

- Multiply the specified signed halfword, top or bottom, values from Rn and Rm.
- Add the value in Ra to the resulting 32-bit product.
- Write the result of the multiplication and addition in Rd.

The non-specified halfwords of the source registers are ignored.

The SMLAWB and SMLAWT instructions:

- Multiply the 32-bit signed values in Rn with:
 - The top signed halfword of Rm, T instruction suffix.
 - The bottom signed halfword of Rm, B instruction suffix.
- Add the 32-bit signed value in Ra to the top 32 bits of the 48-bit product
- Write the result of the multiplication and addition in Rd.

The bottom 16 bits of the 48-bit product are ignored.

If overflow occurs during the addition of the accumulate value, the SMLAWB, SMLAWT, instruction sets the Q flag in the APSR. No overflow can occur during the multiplication.

Restrictions

In these instructions, do not use SP and do not use PC.

Condition flags

If an overflow is detected, the Q flag is set.

PM0264 - Rev 5 page 95/237



```
SMLABB R5, R6, R4, R1; Multiplies bottom halfwords of R6 and R4, adds; R1 and writes to R5.

SMLATB R5, R6, R4, R1; Multiplies top halfword of R6 with bottom halfword; of R4, adds R1 and writes to R5.

SMLATT R5, R6, R4, R1; Multiplies top halfwords of R6 and R4, adds; R1 and writes the sum to R5.

SMLABT R5, R6, R4, R1; Multiplies bottom halfword of R6 with top halfword; of R4, adds R1 and writes to R5.

SMLABT R4, R3, R2; Multiplies bottom halfword of R4 with top halfword of; R3, adds R2 and writes to R4.

SMLAWB R10, R2, R5, R3; Multiplies R2 with bottom halfword of R5, adds; R3 to the result and writes top 32-bits to R10.

SMLAWT R10, R2, R1, R5; Multiplies R2 with top halfword of R1, adds R5; and writes top 32-bits to R10.
```

3.5.4 SMLAD and SMLADX

Signed Multiply Accumulate Long Dual, Signed Multiply Accumulate Long Dual exchange.

 $op{X}{cond}$ Rd, Rn, Rm, Ra

Where:

op

Is one of:

SMLAD

Signed Multiply Accumulate Long Dual.

SMLADX

Signed Multiply Accumulate Long Dual exchange.

X specifies which halfword of the source register Rn is used as the multiply operand.

If x is omitted, the multiplications are bottom x bottom and top x top.

If x is present, the multiplications are bottom x top and top x bottom.

cond

Is an optional condition code.

Rd

Is the destination register.

Rn

Is the first operand register holding the values to be multiplied.

Rm

Is the second operand register.

Ra

Is the accumulate value.

Operation

The SMLAD and SMLADX instructions regard the two operands as four halfword 16-bit values.

The SMLAD instruction:

- 1. Multiplies the top signed halfword value in Rn with the top signed halfword of Rm and the bottom signed halfword value in Rn with the bottom signed halfword of Rm.
- 2. Adds both multiplication results to the signed 32-bit value in Ra.
- 3. Writes the 32-bit signed result of the multiplication and addition to Rd.

The SMLADX instruction:

- 1. Multiplies the top signed halfword value in Rn with the bottom signed halfword of Rm and the bottom signed halfword value in Rn with the top signed halfword of Rm.
- 2. Adds both multiplication results to the signed 32-bit value in Ra.

PM0264 - Rev 5 page 96/237



3. Writes the 32-bit signed result of the multiplication and addition to Rd.

Restrictions

Do not use SP and do not use PC.

Condition flags

Sets the Q flag if the accumulate operation overflows.

```
SMLAD R10, R2, R1, R5; Multiplies two halfword values in R2 with
; corresponding halfwords in R1, adds R5 and writes to
; R10.

SMLALDX R0, R2, R4, R6; Multiplies top halfword of R2 with bottom halfword
; of R4, multiplies bottom halfword of R2 with top
; halfword of R4, adds R6 and writes to R0.
```

3.5.5 SMLALD, SMLALDX, SMLALBB, SMLALBT, SMLALTB, and SMLALTT

Signed Multiply Accumulate Long Dual and Signed Multiply Accumulate Long (halfwords).

```
op{cond} RdLo, RdHi, Rn, Rm
Where:
```

op

Is one of:

SMLALBB, SMLALBT

Signed Multiply Accumulate Long (halfwords, B and T).

B and T specify which halfword of the source registers Rn and Rm are used as the first and second multiply operand:

The bottom halfword, bits [15:0], of Rn is used.

SMLALBE: the bottom halfword, bits [15:0], of Rm is used. SMLALBT: the top halfword, bits [31:16], of Rm is used.

SMLALTB, SMLALTT

Signed Multiply Accumulate Long (halfwords, B and T).

The top halfword, bits [31:16], of Rn is used.

SMLALTB: the bottom halfword, bits [15:0], of Rm is used. SMLALTT: the top halfword, bits [31:16], of Rm is used.

SMLALD

Signed Multiply Accumulate Long Dual.

The multiplications are bottom × bottom and top × top.

SMLALDX

Signed Multiply Accumulate Long Dual reversed.

The multiplications are bottom × top and top × bottom.

cond

Is an optional condition code.

RdHi, RdLo

Are the destination registers. RdLo is the lower 32 bits and RdHi is the upper 32 bits of the 64-bit integer. The accumulating value for the lower and upper 32 bits are held in the RdLo and RdHi registers respectively.

Rn, Rm

Are registers holding the first and second operands.

Operation

- Multiplies the two's complement signed word values from Rn and Rm.
- Adds the 64-bit value in RdLo and RdHi to the resulting 64-bit product.
- Writes the 64-bit result of the multiplication and addition in RdLo and RdHi.

PM0264 - Rev 5 page 97/237



The SMLALBB, SMLALBT, SMLALTB and SMLALTT instructions:

- Multiplies the specified signed halfword, Top or Bottom, values from Rn and Rm.
- Adds the resulting sign-extended 32-bit product to the 64-bit value in RdLo and RdHi.
- Writes the 64-bit result of the multiplication and addition in *RdLo* and *RdHi*.

The non-specified halfwords of the source registers are ignored.

The SMLALD and SMLALDX instructions interpret the values from Rn and Rm as four halfword two's complement signed 16-bit integers. These instructions:

- SMLALD multiplies the top signed halfword value of Rn with the top signed halfword of Rm and the bottom signed halfword values of Rn with the bottom signed halfword of Rm.
- SMLALDX multiplies the top signed halfword value of Rn with the bottom signed halfword of Rm and the bottom signed halfword values of Rn with the top signed halfword of Rm.
- Add the two multiplication results to the signed 64-bit value in *RdLo* and *RdHi* to create the resulting 64-bit product.
- Write the 64-bit product in RdLo and RdHi.

Restrictions

In these instructions:

- Do not use SP and do not use PC.
- RdHi and RdLo must be different registers.

Condition flags

These instructions do not affect the condition code flags.

```
SMT.AT.RT
           R2, R1, R6, R7 ; Multiplies bottom halfword of R6 with top
                            ; halfword of R7, sign extends to 32-bit, adds
                            ; R1:R2 and writes to R1:R2.
SMLALTB
           R2, R1, R6, R7 ; Multiplies top halfword of R6 with bottom
                            ; halfword of R7, sign extends to 32-bit, adds R1:R2
                            ; and writes to R1:R2.
SMLALD
           R6, R8, R5, R1 ; Multiplies top halfwords in R5 and R1 and bottom
                            ; halfwords of R5 and R1, adds R8:R6 and writes to
                            ; R8:R6.
           R6, R8, R5, R1 ; Multiplies top halfword in R5 with bottom
SMLALDX
                            ; halfword of R1, and bottom halfword of R5 with
                            ; top halfword of R1, adds R8:R6 and writes to
                             ; R8:R6.
```

3.5.6 SMLSD and SMLSLD

Signed Multiply Subtract Dual and Signed Multiply Subtract Long Dual.

```
op{X}{cond} Rd, Rn, Rm, Ra; SMLSD
op{X}{cond} RdLo, RdHi, Rn, Rm; SMLSLD
Where:
```

op

Is one of:

SMLSD

Signed Multiply Subtract Dual.

SMLSDX

Signed Multiply Subtract Dual reversed.

SMLSLD

Signed Multiply Subtract Long Dual.

SMLSLDX

Signed Multiply Subtract Long Dual reversed.

PM0264 - Rev 5 page 98/237



If x is present, the multiplications are bottom x top and top x bottom. If the x is omitted, the multiplications are bottom x bottom and top x top.

cond

Is an optional condition code.

Rd

Is the destination register.

Rn, Rm

Are registers holding the first and second operands.

Ra

Is the register holding the accumulate value.

RdLo

Supplies the lower 32 bits of the accumulate value, and is the destination register for the lower 32 bits of the result.

RdHi

Supplies the upper 32 bits of the accumulate value, and is the destination register for the upper 32 bits of the result.

Operation

The SMLSD instruction interprets the values from the first and second operands as four signed halfwords. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 × 16-bit halfword multiplications.
- Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication.
- Adds the signed accumulate value to the result of the subtraction.
- Writes the result of the addition to the destination register.

The SMLSLD instruction interprets the values from Rn and Rm as four signed halfwords. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 × 16-bit halfword multiplications.
- Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication.
- Adds the 64-bit value in RdHi and RdLo to the result of the subtraction.
- Writes the 64-bit result of the addition to the RdHi and RdLo.

Restrictions

In these instructions:

Do not use SP and do not use PC.

Condition flags

The $SMLSD\{X\}$ instruction sets the Q flag if the accumulate operation overflows. Overflow cannot occur during the multiplications or subtraction.

For the T32 instruction set, these instructions do not affect the condition code flags.

```
SMT.SD
            RO, R4, R5, R6 ; Multiplies bottom halfword of R4 with bottom
                            ; halfword of R5, multiplies top halfword of R4
                            ; with top halfword of R5, subtracts second from
                            ; first, adds R6, writes to R0.
SMLSDX
            R1, R3, R2, R0
                           ; Multiplies bottom halfword of R3 with top
                             ; halfword of R2, multiplies top halfword of R3
                            ; with bottom halfword of R2, subtracts second from
                            ; first, adds RO, writes to R1.
SMISTID
            R3, R6, R2, R7
                            ; Multiplies bottom halfword of R6 with bottom
                             ; halfword of R2, multiplies top halfword of R6
                            ; with top halfword of R2, subtracts second from
```

PM0264 - Rev 5 page 99/237



```
; first, adds R6:R3, writes to R6:R3.

SMLSLDX R3, R6, R2, R7; Multiplies bottom halfword of R6 with top
; halfword of R2, multiplies top halfword of R6
; with bottom halfword of R2, subtracts second from
; first, adds R6:R3, writes to R6:R3.
```

3.5.7 SMMLA and SMMLS

Signed Most Significant Word Multiply Accumulate and Signed Most Significant Word Multiply Subtract.

```
op{R}{cond} Rd, Rn, Rm, Ra
Where:
```

op

Is one of:

SMMLA

Signed Most Significant Word Multiply Accumulate.

SMMLS

Signed Most Significant Word Multiply Subtract.

R

If \mathbb{R} is present, the result is rounded instead of being truncated. In this case the constant 0x80000000 is added to the product before the top halfword is extracted.

cond

Is an optional condition code.

Rd

Is the destination register.

Rn, Rm

Are registers holding the first and second multiply operands.

Ra

Is the register holding the accumulate value.

Operation

The SMMLA instruction interprets the values from Rn and Rm as signed 32-bit words.

The SMMLA instruction:

- Multiplies the values in Rn and Rm.
- Optionally rounds the result by adding 0x80000000.
- Extracts the most significant 32 bits of the result.
- Adds the value of Ra to the signed extracted value.
- Writes the result of the addition in Rd.

The SMMLS instruction interprets the values from Rn and Rm as signed 32-bit words.

The SMMLS instruction:

- Multiplies the values in Rn and Rm.
- Optionally rounds the result by adding 0x80000000.
- Extracts the most significant 32 bits of the result.
- Subtracts the extracted value of the result from the value in Ra.
- Writes the result of the subtraction in Rd.

Restrictions

In these instructions:

Do not use SP and do not use PC.

PM0264 - Rev 5 page 100/237



Condition flags

These instructions do not affect the condition code flags.

```
SMMLA R0, R4, R5, R6; Multiplies R4 and R5, extracts top 32 bits, adds; R6, truncates and writes to R0.

SMMLAR R6, R2, R1, R4; Multiplies R2 and R1, extracts top 32 bits, adds; R4, rounds and writes to R6.

SMMLSR R3, R6, R2, R7; Multiplies R6 and R2, extracts top 32 bits, subtracts R7, rounds and writes to R3.

SMMLS R4, R5, R3, R8; Multiplies R5 and R3, extracts top 32 bits, subtracts R8, truncates and writes to R4.
```

3.5.8 **SMMUL**

Signed Most Significant Word Multiply.

```
op\{R\}\{cond\}\ Rd,\ Rn,\ Rm
```

Where:

op

Is one of:

SMMUL

Signed Most Significant Word Multiply.

R

If \mathbb{R} is present, the result is rounded instead of being truncated. In this case the constant 0x80000000 is added to the product before the top halfword is extracted.

cond

Is an optional condition code.

Rd

Is the destination register.

Rn, Rm

Are registers holding the first and second operands.

Operation

The SMMUL instruction interprets the values from Rn and Rm as two's complement 32-bit signed integers. The SMMUL instruction:

- Multiplies the values from Rn and Rm.
- Optionally rounds the result, otherwise truncates the result.
- Writes the most significant signed 32 bits of the result in Rd.

Restrictions

In this instruction:

• Do not use SP and do not use PC.

Condition flags

This instruction does not affect the condition code flags.

```
SMMUL R0, R4, R5; Multiplies R4 and R5, truncates top 32 bits; and writes to R0.

SMMULR R6, R2; Multiplies R6 and R2, rounds the top 32 bits; and writes to R6.
```

PM0264 - Rev 5 page 101/237



3.5.9 SMUAD and SMUSD

Signed Dual Multiply Add and Signed Dual Multiply Subtract.

op{X}{cond} Rd, Rn, Rm

Where:

op

Is one of:

SMUAD

Signed Dual Multiply Add.

SMUADX

Signed Dual Multiply Add reversed.

SMUSD

Signed Dual Multiply Subtract.

SMUSDX

Signed Dual Multiply Subtract reversed.

If x is present, the multiplications are bottom x top and top x bottom. If the x is omitted, the multiplications are bottom x bottom and top x top.

cond

Is an optional condition code.

Rd

Is the destination register.

Rn, Rm

Are registers holding the first and the second operands.

Operation

The SMUAD instruction interprets the values from the first and second operands as two signed halfwords in each operand. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 × 16-bit multiplications.
- Adds the two multiplication results together.
- Writes the result of the addition to the destination register.

The SMUSD instruction interprets the values from the first and second operands as two's complement signed integers. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 × 16-bit multiplications.
- Subtracts the result of the top halfword multiplication from the result of the bottom halfword multiplication.
- Writes the result of the subtraction to the destination register.

Restrictions

In these instructions:

Do not use SP and do not use PC.

Condition flags

 ${\tt SMUAD,\ SMUADX\ set\ the\ Q\ flag\ if\ the\ addition\ overflows.\ The\ multiplications\ cannot\ overflow.}$

PM0264 - Rev 5 page 102/237



```
SMUAD
        RO, R4, R5
                       ; Multiplies bottom halfword of R4 with the bottom
                        ; halfword of R5, adds multiplication of top halfword
                        ; of R4 with top halfword of R5, writes to R0.
SMUADX
        R3, R7, R4
                      ; Multiplies bottom halfword of R7 with top halfword
                       ; of R4, adds multiplication of top halfword of R7
                        ; with bottom halfword of R4, writes to R3.
        R3, R6, R2
SMUSD
                        ; Multiplies bottom halfword of R4 with bottom halfword
                       ; of R6, subtracts multiplication of top halfword of R6
                        ; with top halfword of R3, writes to R3.
SMUSDX R4, R5, R3
                        ; Multiplies bottom halfword of R5 with top halfword of
                        ; R3, subtracts multiplication of top halfword of R5
                        ; with bottom halfword of R3, writes to R4.
```

3.5.10 SMUL and SMULW

Signed Multiply (halfwords) and Signed Multiply (word by halfword).

```
op{XY}{cond} Rd,Rn, Rm; SMUL
op{Y}{cond} Rd. Rn, Rm; SMULW
For SMUL{XY} only:
```

op

Is one of SMULBB, SMULBT, SMULTB, SMULTT:

```
SMUL { XY } Signed Multiply (halfwords)
```

X and Y specify which halfword of the source registers Rn and Rm is used as the first and second multiply operand. If X is \mathbb{B} , then the bottom halfword, bits [15:0] of Rn is used. If X is \mathbb{T} , then the top halfword, bits [31:16] of Rn is used. If Y is \mathbb{T} , then the top halfword, bits [31:16], of Rm is used.

```
SMULW{Y} Signed Multiply (word by halfword)
```

Y specifies which halfword of the source register Rm is used as the second multiply operand. If Y is \mathbb{B} , then the bottom halfword (bits [15:0]) of Rm is used. If Y is \mathbb{T} , then the top halfword (bits [31:16]) of Rm is used.

cond

Is an optional condition code.

Rd

Is the destination register.

Rn, Rm

Are registers holding the first and second operands.

Operation

The SMULBB, SMULTB, SMULBT and SMULTT instructions interprets the values from Rn and Rm as four signed 16-bit integers.

These instructions:

- Multiply the specified signed halfword, Top or Bottom, values from Rn and Rm.
- Write the 32-bit result of the multiplication in Rd.

The SMULWT and SMULWB instructions interprets the values from Rn as a 32-bit signed integer and Rm as two halfword 16-bit signed integers. These instructions:

- Multiply the first operand and the top, T suffix, or the bottom, B suffix, halfword of the second operand.
- Write the signed most significant 32 bits of the 48-bit result in the destination register.

Restrictions

In these instructions:

PM0264 - Rev 5 page 103/237



- Do not use SP and do not use PC.
- RdHi and RdLo must be different registers.

```
SMULBT
             RO, R4, R5
                              ; Multiplies the bottom halfword of R4 with the
                              ; top halfword of R5, multiplies results and
                              ; writes to RO.
SMULBB
             R0, R4, R5
                              ; Multiplies the bottom halfword of R4 with the
                              ; bottom halfword of R5, multiplies results and
                              ; writes to RO.
SMULTT
             R0, R4, R5
                              ; Multiplies the top halfword of R4 with the top
                              ; halfword of R5, multiplies results and writes
                              ; to R0.
SMULTB
            RO, R4, R5
                             ; Multiplies the top halfword of R4 with the
                              ; bottom halfword of R5, multiplies results and
                              ; and writes to RO.
SMULWT
             R4, R5, R3
                             ; Multiplies R5 with the top halfword of R3,
                              ; extracts top 32 bits and writes to R4.
             R4, R5, R3
                              ; Multiplies R5 with the bottom halfword of R3,
SMIILWB
                              ; extracts top 32 bits and writes to R4.
```

3.5.11 UMULL, UMAAL, UMLAL, SMULL, and SMLAL

Signed and Unsigned Multiply Long, with optional Accumulate, using 32-bit operands and producing a 64-bit result.

op{cond} RdLo, RdHi, Rn, Rm

Where:

op

Is one of:

UMULL

Unsigned Multiply Long.

UMLAI

Unsigned Multiply, with Accumulate Long.

UMAAL

Unsigned Long Multiply with Accumulate Accumulate.

SMULL

Signed Multiply Long.

SMLAL

Signed Multiply, with Accumulate Long.

cond

Is an optional condition code.

RdHi, RdLo

Are the destination registers. For ${\tt UMLAL}$ and ${\tt SMLAL}$ they also hold the accumulating value of the lower and upper words respectively.

Rn, Rm

Are registers holding the operands.

Operation

The UMULL instruction interprets the values from Rn and Rm as unsigned integers. It multiplies these integers and places the least significant 32 bits of the result in RdLo, and the most significant 32 bits of the result in RdHi.

The UMLAL instruction interprets the values from Rn and Rm as unsigned integers. It multiplies these integers, adds the 64-bit result to the 64-bit unsigned integer contained in RdHi and RdLo, and writes the result back to RdHi and RdLo.

PM0264 - Rev 5 page 104/237



The UMAAL instruction interprets the values from Rn and Rm as unsigned integers. It multiplies these integers, adds the unsigned 32-bit integer in RdHi to the 64-bit result of the multiplication, adds the unsigned 32-bit integer in RdLo to the 64-bit result of the addition, writes the top 32-bits of the result to RdHi and writes the lower 32-bits of the result to RdLo.

The SMULL instruction interprets the values from Rn and Rm as two's complement signed integers. It multiplies these integers and places the least significant 32 bits of the result in RdLo, and the most significant 32 bits of the result in RdHi.

The SMLAL instruction interprets the values from Rn and Rm as two's complement signed integers. It multiplies these integers, adds the 64-bit result to the 64-bit signed integer contained in RdHi and RdLo, and writes the result back to RdHi and RdLo.

Restrictions

In these instructions:

- Do not use SP and do not use PC.
- RdHi and RdLo must be different registers.

Condition flags

These instructions do not affect the condition code flags.

```
UMULL R0, R4, R5, R6 ; Unsigned (R4,R0) = R5 \times R6
SMLAL R4, R5, R3, R8 ; Signed (R5,R4) = (R5,R4) + R3 \times R8
```

3.6 Saturating instructions

Table 37 shows the saturating instructions:

Table 37. Saturating instructions

Mnemonic	Brief description	See
QADD	Saturating Add	Section 3.6.3: QADD and QSUB
QASX	Saturating Add and Subtract with Exchange	Section 3.6.4: QASX and QSAX
QDADD	Saturating Double and Add	Section 3.6.5: QDADD and QDSUB
QDSUB	Saturating Double and Subtract	Section 3.6.5: QDADD and QDSUB
QSAX	Saturating Subtract and Add with Exchange	Section 3.6.4: QASX and QSAX
QSUB	Saturating Subtract	Section 3.6.3: QADD and QSUB
QSUB16	Saturating Subtract 16	Section 3.6.3: QADD and QSUB
SSAT	Signed Saturate	Section 3.6.1: SSAT and USAT
SSAT16	Signed Saturate Halfword	Section 3.6.2: SSAT16 and USAT16
UQADD16	Unsigned Saturating Add 16	Section 3.6.7: UQADD and UQSUB
UQADD8	Unsigned Saturating Add 8	Section 3.6.7: UQADD and UQSUB
UQASX	Unsigned Saturating Add and Subtract with Exchange	Section 3.6.6: UQASX and UQSAX
UQSAX	Unsigned Saturating Subtract and Add with Exchange	Section 3.6.6: UQASX and UQSAX
UQSUB16	Unsigned Saturating Subtract 16	Section 3.6.7: UQADD and UQSUB
UQSUB8	Unsigned Saturating Subtract 8	Section 3.6.7: UQADD and UQSUB
USAT	Unsigned Saturate	Section 3.6.1: SSAT and USAT
USAT16	Unsigned Saturate Halfword	Section 3.6.2: SSAT16 and USAT16

For signed *n*-bit saturation, this means that:

• If the value to be saturated is less than -2^{n-1} , the result returned is -2^{n-1}

PM0264 - Rev 5 page 105/237



- If the value to be saturated is greater than $2^{n-1}-1$, the result returned is $2^{n-1}-1$
- Otherwise, the result returned is the same as the value to be saturated.

For unsigned *n*-bit saturation, this means that:

- If the value to be saturated is less than 0, the result returned is 0
- If the value to be saturated is greater than $2^{n}-1$, the result returned is $2^{n}-1$
- Otherwise, the result returned is the same as the value to be saturated.

If the returned result is different from the value to be saturated, it is called *saturation*. If saturation occurs, the instruction sets the Q flag to 1 in the APSR. Otherwise, it leaves the Q flag unchanged. To clear the Q flag to 0, you must use the ${\tt MSR}$ instruction.

To read the state of the Q flag, use the MRS instruction.

3.6.1 SSAT and USAT

Signed Saturate and Unsigned Saturate to any bit position, with optional shift before saturating.

 $op{cond}$ Rd, #n, Rm {, shift #s}

Where:

op

Is one of:

SSAT

Saturates a signed value to a signed range.

USAT

Saturates a signed value to an unsigned range.

cond

Is an optional condition code.

Rd

Is the destination register.

n

Specifies the bit position to saturate to:

- n ranges from 1 to 32 for SSAT.
- n ranges from 0 to 31 for USAT.

Rm

Is the register containing the value to saturate.

shift #s

Is an optional shift applied to Rm before saturating. It must be one of the following:

ASR #s

where s is in the range 1-31.

LSL #s

where s is in the range 0-31.

Operation

These instructions saturate to a signed or unsigned *n*-bit value.

The SSAT instruction applies the specified shift, then saturates to the signed range $-2^{n-1} \le x \le 2^{n-1} - 1$.

The USAT instruction applies the specified shift, then saturates to the unsigned range $0 \le x \le 2^{n}-1$.

Restrictions

Do not use SP and do not use PC.

PM0264 - Rev 5 page 106/237



Condition flags

These instructions do not affect the condition code flags.

If saturation occurs, these instructions set the Q flag to 1.

```
SSAT R7, #16, R7, LSL #4 ; Logical shift left value in R7 by 4, then ; saturate it as a signed 16-bit value and ; write it back to R7.

USATNE R0, #7, R5 ; Conditionally saturate value in R5 as an ; unsigned 7 bit value and write it to R0.
```

3.6.2 SSAT16 and USAT16

Signed Saturate and Unsigned Saturate to any bit position for two halfwords.

```
op{cond} Rd, #n, Rm
```

Where:

op

Is one of:

SSAT16

Saturates a signed halfword value to a signed range.

USAT16

Saturates a signed halfword value to an unsigned range.

cond

Is an optional condition code.

Rd

Is the destination register.

n

Specifies the bit position to saturate to:

- n ranges from 1 to 16 for SSAT.
- n ranges from 0 to 15 for USAT.

Rm

Is the register containing the values to saturate.

Operation

The SSAT16 instruction:

- 1. Saturates two signed 16-bit halfword values of the register with the value to saturate from selected by the bit position in *n*.
- 2. Writes the results as two signed 16-bit halfwords to the destination register.

The USAT16 instruction:

- 1. Saturates two unsigned 16-bit halfword values of the register with the value to saturate from selected by the bit position in *n*.
- 2. Writes the results as two unsigned halfwords in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the condition code flags.

If saturation occurs, these instructions set the Q flag to 1.

PM0264 - Rev 5 page 107/237



```
SSAT16 R7, #9, R2 ; Saturates the top and bottom highwords of R2 ; as 9-bit values, writes to corresponding halfword ; of R7.

USAT16NE R0, #13, R5 ; Conditionally saturates the top and bottom ; halfwords of R5 as 13-bit values, writes to ; corresponding halfword of R0.
```

3.6.3 QADD and QSUB

Saturating Add and Saturating Subtract, signed.

op{cond} {Rd,} Rn, Rm

Where:

op

Is one of:

QADD

Saturating 32-bit add.

QADD8

Saturating four 8-bit integer additions.

QADD16

Saturating two 16-bit integer additions.

OSUB

Saturating 32-bit subtraction.

QSUB8

Saturating four 8-bit integer subtraction.

QSUB16

Saturating two 16-bit integer subtraction.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn, Rm

Are registers holding the first and second operands.

Operation

These instructions add or subtract two, four or eight values from the first and second operands and then writes a signed saturated value in the destination register.

The QADD and QSUB instructions apply the specified add or subtract, and then saturate the result to the signed range $-2^{n-1} \le x \le 2^{n-1} - 1$, where x is given by the number of bits applied in the instruction, 32, 16 or 8.

If the returned result is different from the value to be saturated, it is called *saturation*. If saturation occurs, the QADD and QSUB instructions set the Q flag to 1 in the APSR. Otherwise, it leaves the Q flag unchanged. The 8-bit and 16-bit QADD and QSUB instructions always leave the Q flag unchanged.

To clear the Q flag to 0, you must use the MSR instruction.

To read the state of the Q flag, use the MRS instruction.

Restrictions

Do not use SP and do not use PC.

PM0264 - Rev 5 page 108/237



Condition flags

These instructions do not affect the condition code flags.

If saturation occurs, the QADD and QSUB instructions set the Q flag to 1.

```
QADD16 R7, R4, R2; Adds halfwords of R4 with corresponding halfword of ; R2, saturates to 16 bits and writes to corresponding ; halfword of R7.

QADD8 R3, R1, R6; Adds bytes of R1 to the corresponding bytes of R6, ; saturates to 8 bits and writes to corresponding byte of ; R3.

QSUB16 R4, R2, R3; Subtracts halfwords of R3 from corresponding halfword ; of R2, saturates to 16 bits, writes to corresponding ; halfword of R4.

QSUB8 R4, R2, R5; Subtracts bytes of R5 from the corresponding byte in ; R2, saturates to 8 bits, writes to corresponding byte of ; R4.
```

3.6.4 QASX and QSAX

Saturating Add and Subtract with Exchange and Saturating Subtract and Add with Exchange, signed.

```
op{cond}{Rd,}Rn,Rm
```

Where:

op

Is one of:

QASX

Add and Subtract with Exchange and Saturate.

OSAX

Subtract and Add with Exchange and Saturate.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn, Rm

Are registers holding the first and second operands.

Operation

The QASX instruction:

- 1. Adds the top halfword of the source operand with the bottom halfword of the second operand.
- 2. Subtracts the top halfword of the second operand from the bottom highword of the first operand.
- 3. Saturates the result of the subtraction and writes a 16-bit signed integer in the range $-215 \le x \le 215 1$, where x equals 16, to the bottom halfword of the destination register.
- 4. Saturates the results of the sum and writes a 16-bit signed integer in the range $-215 \le x \le 215 1$, where x equals 16, to the top halfword of the destination register.

The QSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 2. Adds the bottom halfword of the source operand with the top halfword of the second operand.
- 3. Saturates the results of the sum and writes a 16-bit signed integer in the range $-215 \le x \le 215 1$, where x equals 16, to the bottom halfword of the destination register.

PM0264 - Rev 5 page 109/237



4. Saturates the result of the subtraction and writes a 16-bit signed integer in the range $-215 \le x \le 215 - 1$, where x equals 16, to the top halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the condition code flags.

```
QASX R7, R4, R2 ; Adds top halfword of R4 to bottom halfword of R2,
; saturates to 16 bits, writes to top halfword of R7
; Subtracts top highword of R2 from bottom halfword of
; R4, saturates to 16 bits and writes to bottom halfword
; of R7

QSAX R0, R3, R5 ; Subtracts bottom halfword of R5 from top halfword of
; R3, saturates to 16 bits, writes to top halfword of R0
; Adds bottom halfword of R3 to top halfword of R5,
; saturates to 16 bits, writes to bottom halfword of R0.
```

3.6.5 QDADD and QDSUB

Saturating Double and Add and Saturating Double and Subtract, signed.

```
op\{cond\}\{Rd\}, Rm, Rn
```

Where:

op

Is one of:

QDADD

Saturating Double and Add.

QDSUB

Saturating Double and Subtract.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rm, Rn

Are registers holding the first and second operands.

Operation

The QDADD instruction:

- Doubles the second operand value.
- Adds the result of the doubling to the signed saturated value in the first operand.
- · Writes the result to the destination register.

The QDSUB instruction:

- Doubles the second operand value.
- Subtracts the doubled value from the signed saturated value in the first operand.
- Writes the result to the destination register.

Both the doubling and the addition or subtraction have their results saturated to the 32-bit signed integer range $-231 \le x \le 231 - 1$. If saturation occurs in either operation, it sets the Q flag in the APSR.

PM0264 - Rev 5 page 110/237



Do not use SP and do not use PC.

Condition flags

If saturation occurs, these instructions set the Q flag to 1.

```
QDADD R7, R4, R2; Doubles and saturates R4 to 32 bits, adds R2, ; saturates to 32 bits, writes to R7

QDSUB R0, R3, R5; Subtracts R3 doubled and saturated to 32 bits; from R5, saturates to 32 bits, writes to R0.
```

3.6.6 UQASX and UQSAX

Saturating Add and Subtract with Exchange and Saturating Subtract and Add with Exchange, unsigned.

```
op{cond}{Rd,}Rn,Rm
```

Where:

type

Is one of:

UQASX

Add and Subtract with Exchange and Saturate.

UQSAX

Subtract and Add with Exchange and Saturate.

cond

Is an optional condition code.

Rd

Is the destination register. If Rd is omitted, the destination register is Rn.

Rn, Rm

Are registers holding the first and second operands.

Operation

The UQASX instruction:

- 1. Adds the bottom halfword of the source operand with the top halfword of the second operand.
- 2. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 3. Saturates the results of the sum and writes a 16-bit unsigned integer in the range $0 \le x \le 216 1$, where x equals 16, to the top halfword of the destination register.
- 4. Saturates the result of the subtraction and writes a 16-bit unsigned integer in the range $0 \le x \le 216 1$, where x equals 16, to the bottom halfword of the destination register.

The UQSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 2. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 3. Saturates the result of the subtraction and writes a 16-bit unsigned integer in the range $0 \le x \le 216 1$, where x equals 16, to the top halfword of the destination register.
- 4. Saturates the results of the addition and writes a 16-bit unsigned integer in the range $0 \le x \le 216 1$, where x equals 16, to the bottom halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

PM0264 - Rev 5 page 111/237



Condition flags

These instructions do not affect the condition code flags.

```
UQASX R7, R4, R2; Adds top halfword of R4 with bottom halfword of R2,
; saturates to 16 bits, writes to top halfword of R7
; Subtracts top halfword of R2 from bottom halfword of
; R4, saturates to 16 bits, writes to bottom halfword of R7
UQSAX R0, R3, R5; Subtracts bottom halfword of R5 from top halfword of R3,
; saturates to 16 bits, writes to top halfword of R0
; Adds bottom halfword of R4 to top halfword of R5; saturates to 16 bits, writes to bottom halfword of R0.
```

3.6.7 UQADD and UQSUB

Saturating Add and Saturating Subtract Unsigned.

op{cond} {Rd,} Rn, Rm Where:

op

Is one of:

UQADD8

Saturating four unsigned 8-bit integer additions.

UQADD16

Saturating two unsigned 16-bit integer additions.

UQSUB8

Saturating four unsigned 8-bit integer subtractions.

UQSUB16

Saturating two unsigned 16-bit integer subtractions.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn, Rm

Are registers holding the first and second operands.

Operation

These instructions add or subtract two or four values and then writes an unsigned saturated value in the destination register.

The UQADD16 instruction:

- Adds the respective top and bottom halfwords of the first and second operands.
- Saturates the result of the additions for each halfword in the destination register to the unsigned range $0 \le x \le 2^{16}-1$, where x is 16.

The UOADD8 instruction:

- Adds each respective byte of the first and second operands.
- Saturates the result of the addition for each byte in the destination register to the unsigned range $0 \le x \le 2^{8}-1$, where x is 8.

The UQSUB16 instruction:

- Subtracts both halfwords of the second operand from the respective halfwords of the first operand.
- Saturates the result of the differences in the destination register to the unsigned range $0 \le x \le 2^{16}-1$, where x is 16.

PM0264 - Rev 5 page 112/237



The UQSUB8 instructions:

- Subtracts the respective bytes of the second operand from the respective bytes of the first operand.
- Saturates the results of the differences for each byte in the destination register to the unsigned range $0 \le x \le 2^8 1$, where x is 8.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the condition code flags.

```
UQADD16 R7, R4, R2 ; Adds halfwords in R4 to corresponding halfword in R2,
; saturates to 16 bits, writes to corresponding halfword
; of R7

UQADD8 R4, R2, R5 ; Adds bytes of R2 to corresponding byte of R5, saturates
; to 8 bits, writes to corresponding bytes of R4

UQSUB16 R6, R3, R0 ; Subtracts halfwords in R0 from corresponding halfword
; in R3, saturates to 16 bits, writes to corresponding
; halfword in R6

UQSUB8 R1, R5, R6 ; Subtracts bytes in R6 from corresponding byte of R5,
; saturates to 8 bits, writes to corresponding byte of R1.
```

3.7 Packing and unpacking instructions

Table 38 shows the instructions that operate on packing and unpacking data:

Mnemonic	Brief description	See
PKH	Pack Halfword	Section 3.7.1: PKHBT and PKHTB
SXTAB	Extend 8 bits to 32 and add	Section 3.7.2: SXTA and UXTA
SXTAB16	Dual extend 8 bits to 16 and add	Section 3.7.2: SXTA and UXTA
SXTAH	Extend 16 bits to 32 and add	Section 3.7.2: SXTA and UXTA
SXTB	Sign extend a byte	Section 3.7.3: SXT and UXT
SXTB16	Dual extend 8 bits to 16 and add	Section 3.7.3: SXT and UXT
SXTH	Sign extend a halfword	Section 3.7.3: SXT and UXT
UXTAB	Extend 8 bits to 32 and add	Section 3.7.2: SXTA and UXTA
UXTAB16	Dual extend 8 bits to 16 and add	Section 3.7.2: SXTA and UXTA
UXTAH	Extend 16 bits to 32 and add	Section 3.7.2: SXTA and UXTA
UXTB	Zero extend a byte	Section 3.7.3: SXT and UXT
UXTB16	Dual zero extend 8 bits to 16 and add	Section 3.7.3: SXT and UXT
UXTH	Zero extend a halfword	Section 3.7.3: SXT and UXT

Table 38. Packing and unpacking instructions

3.7.1 PKHBT and PKHTB

Pack Halfword.

```
op{cond} {Rd}, Rn, Rm {, LSL #imm}; PKHBT op{cond} {Rd}, Rn, Rm {, ASR #imm}; PKHTB Where:
```

PM0264 - Rev 5 page 113/237



op

Is one of:

PKHBT

Pack Halfword, bottom and top with shift.

PKHTE

Pack Halfword, top and bottom with shift.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

Rm

Is the second operand register holding the value to be optionally shifted.

imm

Is the shift length. The type of shift length depends on the instruction: For \mathtt{PKHBT} :

For PKHTB:

LSL

A left shift with a shift length from 1 to 31, 0 means no shift.

ASR

An arithmetic shift right with a shift length from 1 to 32, a shift of 32-bits is encoded as 0b00000.

Operation

The PKHBT instruction:

- 1. Writes the value of the bottom halfword of the first operand to the bottom halfword of the destination register.
- 2. If shifted, the shifted value of the second operand is written to the top halfword of the destination register.

The PKHTB instruction:

- 1. Writes the value of the top halfword of the first operand to the top halfword of the destination register.
- 2. If shifted, the shifted value of the second operand is written to the bottom halfword of the destination register.

Restrictions

Rd must not be SP and must not be PC.

Condition flags

This instruction does not change the flags.

```
PKHBT R3, R4, R5 LSL #0 ; Writes bottom halfword of R4 to bottom halfword of ; R3, writes top halfword of R5, unshifted, to top ; halfword of R3

PKHTB R4, R0, R2 ASR #1 ; Writes R2 shifted right by 1 bit to bottom halfword ; of R4, and writes top halfword of R0 to top ; halfword of R4.
```

3.7.2 SXTA and UXTA

Signed and Unsigned Extend and Add.

```
op{cond}{Rd,} Rn, Rm{RoR #n}
```

PM0264 - Rev 5 page 114/237



Where:

op

Is one of:

SXTAB

Sign extends an 8-bit value to a 32-bit value and add.

SXTAH

Sign extends a 16-bit value to a 32-bit value and add.

SXTAB16

Sign extends two 8-bit values to two 16-bit values and add.

UXTAB

Zero extends an 8-bit value to a 32-bit value and add.

UXTAH

Zero extends a 16-bit value to a 32-bit value and add.

UXTAB16

Zero extends two 8-bit values to two 16-bit values and add.

cond

Is an optional condition code.

Rd

Is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn

Is the first operand register.

Rm

Is the register holding the value to rotate and extend.

ROR #n

Is one of:

ROR #8

Value from Rm is rotated right 8 bits.

ROR #16

Value from Rm is rotated right 16 bits.

ROR #24

Value from Rm is rotated right 24 bits.

If ROR #n is omitted, no rotation is performed.

Operation

These instructions do the following:

1. Rotate the value from Rm right by 0, 8, 16 or 24 bits.

PM0264 - Rev 5 page 115/237



- 2. Extract bits from the resulting value:
 - SXTAB extracts bits[7:0] from Rm and sign extends to 32 bits.
 - UXTAB extracts bits[7:0] from *Rm* and zero extends to 32 bits.
 - SXTAH extracts bits[15:0] from Rm and sign extends to 32 bits.
 - UXTAH extracts bits[15:0] from Rm and zero extends to 32 bits.
 - SXTAB16 extracts bits[7:0] from Rm and sign extends to 16 bits, and extracts bits [23:16] from Rm and sign extends to 16 bits.
 - UXTAB16 extracts bits[7:0] from Rm and zero extends to 16 bits, and extracts bits [23:16] from Rm and zero extends to 16 bits.
- 3. Adds the signed or zero extended value to the word or corresponding halfword of *Rn* and writes the result in *Rd*

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the flags.

```
SXTAH R4, R8, R6, ROR #16; Rotates R6 right by 16 bits, obtains bottom; halfword, sign extends to 32 bits, adds R8, and; writes to R4

UXTAB R3, R4, R10; Extracts bottom byte of R10 and zero extends to 32; bits, adds R4, and writes to R3.
```

3.7.3 SXT and UXT

Sign extend and Zero extend.

```
\begin{split} & \texttt{SXTop}\{cond\} \; \textit{Rd}, \; \textit{Rn} \; \{, \; \mathsf{ROR} \; \# n\} \\ & \texttt{UXTop}\{cond\} \; \textit{Rd}, \; \textit{Rn} \; \{, \; \mathsf{ROR} \; \# n\} \end{split}
```

Where:

op

Is one of:

SXTB

Sign extends an 8-bit value to a 32-bit value.

SXTH

Sign extends a 16-bit value to a 32-bit value.

SXTB16

Sign extends two 8-bit values to two 16-bit values.

UXTB

Zero extends an 8-bit value to a 32-bit value.

UXTH

Zero extends a 16-bit value to a 32-bit value.

UXTB16

Zero extends two 8-bit values to two 16-bit values.

cond

Is an optional condition code.

Rd

Is the destination register.

PM0264 - Rev 5 page 116/237



Rn

Is the register holding the value to extend.

ROR #n

Is one of:

ROR #8

Value from $\ensuremath{\textit{Rn}}$ is rotated right 8 bits.

ROR #16

Value from Rn is rotated right 16 bits.

ROR #24

Value from Rn is rotated right 24 bits.

If ROR #n is omitted, no rotation is performed.

Operation

These instructions do the following:

- 1. Rotate the value from Rn right by 0, 8, 16 or 24 bits.
- 2. Extract bits from the resulting value:
 - SXTB extracts bits[7:0] and sign extends to 32 bits.
 - UXTB extracts bits[7:0] and zero extends to 32 bits.
 - SXTH extracts bits[15:0] and sign extends to 32 bits.
 - UXTH extracts bits[15:0] and zero extends to 32 bits.
 - SXTB16 extracts bits[7:0] and sign extends to 16 bits, and extracts bits [23:16] and sign extends to 16 bits.
 - UXTB16 extracts bits[7:0] and zero extends to 16 bits, and extracts bits [23:16] and zero extends to 16 bits.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the flags.

```
SXTH R4, R6, ROR #16 ; Rotate R6 right by 16 bits, then obtain the lower ; halfword of the result and then sign extend to ; 32 bits and write the result to R4.

UXTB R3, R10 ; Extract lowest byte of the value in R10 and zero ; extend it, and write the result to R3.
```

3.8 Bit field instructions

Table 39 shows the instructions that operate on adjacent sets of bits in registers or bit fields:

Table 39. Bit field instructions

Mnemonic	Brief description	See
BFC	Bit Field Clear	Section 3.8.1: BFC and BFI
BFI	Bit Field Insert	Section 3.8.1: BFC and BFI
SBFX	Signed Bit Field Extract	Section 3.8.2: SBFX and UBFX
UBFX	Unsigned Bit Field Extract	Section 3.8.2: SBFX and UBFX

PM0264 - Rev 5 page 117/237



3.8.1 BFC and BFI

Bit Field Clear and Bit Field Insert.

BFC{cond} Rd, #lsb, #width BFI{cond} Rd, Rn, #lsb, #width

Where:

cond

Is an optional condition code.

Rd

Is the destination register.

Rn

Is the source register.

Isb

Is the position of the least significant bit of the bit field. Isb must be in the range 0-31.

width

Is the width of the bit field and must be in the range 1-32-lsb.

Operation

BFC clears a bit field in a register. It clears width bits in Rd, starting at the low bit position 1sb. Other bits in Rd are unchanged.

BFI copies a bit field into one register from another register. It replaces width bits in Rd starting at the low bit position lsb, with width bits from Rn starting at bit[0]. Other bits in Rd are unchanged.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the flags.

```
BFC R4, #8, #12 ; Clear bit 8 to bit 19 (12 bits) of R4 to 0
BFI R9, R2, #8, #12 ; Replace bit 8 to bit 19 (12 bits) of R9 with
; bit 0 to bit 11 from R2.
```

3.8.2 SBFX and UBFX

Signed Bit Field Extract and Unsigned Bit Field Extract.

```
SBFX{cond} Rd, Rn, #1sb, #width
UBFX{cond} Rd, Rn, #1sb, #width
```

Where:

cond

Is an optional condition code.

Rd

Is the destination register.

Rn

Is the source register.

Isb

Is the position of the least significant bit of the bit field. Isb must be in the range 0-31.

width

Is the width of the bit field and must be in the range 1-32-1sb.

PM0264 - Rev 5 page 118/237



Operation

SBFX extracts a bit field from one register, sign extends it to 32 bits, and writes the result to the destination register.

UBFX extracts a bit field from one register, zero extends it to 32 bits, and writes the result to the destination register.

Restrictions

Do not use SP and do not use PC.

Condition flags

These instructions do not affect the flags.

```
SBFX R0, R1, #20, #4 ; Extract bit 20 to bit 23 (4 bits) from R1 and sign ; extend to 32 bits and then write the result to R0.

UBFX R8, R11, #9, #10 ; Extract bit 9 to bit 18 (10 bits) from R11 and zero ; extend to 32 bits and then write the result to R8.
```

3.9 Branch and control instructions

Reference material for the Cortex-M33 processor branch and control instruction set.

3.9.1 List of branch and control instructions

An alphabetically ordered list of the branch and control instructions, with a brief description and link to the syntax definition, operations, restrictions, and example usage for each instruction.

Mnemonic	Brief description	See
В	Branch	Section 3.9.2: B, BL, BX, and BLX
BL	Branch with Link	Section 3.9.2: B, BL, BX, and BLX
BLX	Branch indirect with Link	Section 3.9.2: B, BL, BX, and BLX
BLXNS	Branch indirect with Link, nonsecure	Section 3.9.3: BXNS and BLXNS
BX	Branch indirect	Section 3.9.2: B, BL, BX, and BLX
BXNS	Branch indirect, nonsecure	Section 3.9.3: BXNS and BLXNS
CBNZ	Compare and Branch if Non Zero	Section 3.9.4: CBZ and CBNZ
CBZ	Compare and Branch if Zero	Section 3.9.4: CBZ and CBNZ
IT	If-Then	Section 3.9.5: IT
TBB	Table Branch Byte	Section 3.9.6: TBB and TBH
TBH	Table Branch Halfword	Section 3.9.6: TBB and TBH

Table 40. Branch and control instructions

3.9.2 B, BL, BX, and BLX

Branch instructions.

B{cond} label

BL label

BX Rm

BLX Rm

Where:

PM0264 - Rev 5 page 119/237



cond

Is an optional condition code.

label

Is a PC-relative expression.

Rm

Is a register providing the address to branch to.

Operation

All these instructions cause a branch to the address indicated by *label* or contained in the register specified by *Rm*. In addition:

- The BL and BLX instructions write the address of the next instruction to LR, the link register R14.
- The BX and BLX instructions result in a UsageFault exception if bit[0] of Rm is 0.

BL and BLX instructions also set bit[0] of the LR to 1. This ensures that the value is suitable for use by a subsequent POP $\{PC\}$ or BX instruction to perform a successful return branch.

Any value in register.

Any value in register.

The following table shows the ranges for the various branch instructions.

Instruction	Branch range
	-2KB to +2KB.
	-256 bytes to +254 bytes.
	-16MB to +16MB.

Table 41. Branch ranges

Restrictions

BLX Rm

B label

Bcond label

BL label

BX Rm

In these instructions:

- Do not use SP or PC in the BX or BLX instruction.
- For BX and BLX, bit[0] of Rm must be 1 for correct execution. Bit[0] is used to update the EPSR T-bit and is discarded from the target address.

Note:

Bcond is the only conditional instruction on the processor.

BX can be used an Exception or Function return.

Condition flags

These instructions do not change the flags.

Examples

```
В
       loopA ; Branch to loopA
              ; Branch with link (Call) to function funC, return address
BT.
       funC
              ; stored in LR
             ; Return from function call if LR contains a FUNC RETURN value.
BX
       T<sub>1</sub>R
BLX
       R0
              ; Branch with link and exchange (Call) to a address stored
              ; in R0
BEO
       labelD ; Conditionally branch to labelD if last flag setting
              ; instruction set the Z flag, else do not branch.
```

3.9.3 BXNS and BLXNS

Branch and Exchange nonsecure and Branch with Link and Exchange nonsecure.

BXNS <Rm>

PM0264 - Rev 5 page 120/237



BLXNS <Rm>

Where:

Rm

Is a register containing an address to branch to.

Operation

The ${ t BLXNS}$ instruction calls a subroutine at an address contained in ${ t Rm}$ and conditionally causes a transition from the Secure to the nonsecure state.

For both BXNS and BLXNS, Rm[0] indicates a transition to nonsecure state if value is 0, otherwise the target state remains Secure. If transitioning to nonsecure, BLXNS pushes the return address and partial PSR to the Secure stack and assigns R14 to a FNC_RETURN value.

These instructions are available for Secure state only. When the processor is in nonsecure state, these instructions are *UNDEFINED* and triggers a UsageFault if executed.

Restrictions

PC and SP cannot be used for Rm.

Condition flags

These instructions do not change the flags.

Examples

```
LDR r0, =non_secure_function

MOVS r1, #1

BICS r0, r1 # Clear bit 0 of address in r0

BLXNS r0; Call nonsecure function. This sets r14 to FUNC_RETURN value
```

Note:

For information about how to build a Secure image that uses a previously generated import library, see the Arm[®] Compiler Software Development Guide.

3.9.4 CBZ and CBNZ

Compare and Branch on Zero, Compare and Branch on Non-Zero.

```
op{cond} Rn, label
```

Where:

cond

Is an optional condition code.

Rn

Is the register holding the operand.

label

Is the branch destination.

Operation

Use the CBZ or CBNZ instructions to avoid changing the condition code flags and to reduce the number of instructions.

CBZ Rn, label does not change condition flags but is otherwise equivalent to:

```
CMP Rn, #0
BEQ label
```

CBNZ Rn, label does not change condition flags but is otherwise equivalent to:

```
CMP Rn, #0
BNE label
```

PM0264 - Rev 5 page 121/237



The restrictions are:

- Rn must be in the range of R0-R7.
- The branch destination must be within 4 to 130 bytes after the instruction.
- These instructions must not be used inside an IT block.

Condition flags

These instructions do not change the flags.

```
CBZ R5, target; Forward branch if R5 is zero
CBNZ R0, target; Forward branch if R0 is not zero
```

3.9.5 IT

If-Then condition instruction.

 $IT{x{y{z}}} cond$

Where:

X

specifies the condition switch for the second instruction in the IT block.

y

Specifies the condition switch for the third instruction in the IT block.

_

Specifies the condition switch for the fourth instruction in the IT block.

cond

Specifies the condition for the first instruction in the IT block.

The condition switch for the second, third and fourth instruction in the IT block can be either:

Then. Applies the condition *cond* to the instruction.

Else. Applies the inverse condition of *cond* to the instruction.

Note:

E

It is possible to use AL (the always condition) for cond in an IT instruction. If this is done, all of the instructions in the IT block must be unconditional, and each of x, y, and z must be T or omitted but not E.

Operation

The IT instruction makes up to four following instructions conditional. The conditions can be all the same, or some of them can be the logical inverse of the others. The conditional instructions following the IT instruction form the IT block.

The instructions in the IT block, including any branches, must specify the condition in the $\{cond\}$ part of their syntax.

Note:

Your assembler might be able to generate the required IT instructions for conditional instructions automatically, so that you do not have to write them yourself. See your assembler documentation for details.

A BKPT instruction in an IT block is always executed, even if its condition fails.

Exceptions can be taken between an IT instruction and the corresponding IT block, or within an IT block. Such an exception results in entry to the appropriate exception handler, with suitable return information in LR and stacked PSR.

Instructions designed for use for exception returns can be used as normal to return from the exception, and execution of the IT block resumes correctly. This is the only way that a PC-modifying instruction is permitted to branch to an instruction in an IT block.

PM0264 - Rev 5 page 122/237



The following instructions are not permitted in an IT block:

- TT
- CBZ and CBNZ.
- CPSID and CPSIE.

Other restrictions when using an IT block are:

 A branch or any instruction that modifies the PC must either be outside an IT block or must be the last instruction inside the IT block. These are:

```
ADD PC, PC, Rm.MOV PC, Rm.B, BL, BX, BLX.
```

- Any LDM, LDR, or POP instruction that writes to the PC.
- TBB and TBH.
- Do not branch to any instruction inside an IT block, except when returning from an exception handler.
- All conditional instructions except Bcond must be inside an IT block. Bcond can be either outside or inside
 an IT block but has a larger branch range if it is inside one.
- Each instruction inside the IT block must specify a condition code suffix that is either the same or logical inverse as for the other instructions in the block.

Note:

Your assembler might place extra restrictions on the use of IT blocks, such as prohibiting the use of assembler directives within them.

Condition flags

This instruction does not change the flags.

```
TTTE
                     ; Next 3 instructions are conditional
ANDNE RO, RO, R1 ; ANDNE does not update condition flags
ADDSNE R2, R2, #1 ; ADDSNE updates condition flags
MOVEQ R2, R3; Conditional move CMP R0, #9; Convert R0 hex vo
CMP
       R0, #9
                     ; Convert RO hex value (0 to 15) into ASCII
                    ; ('0'-'9', 'A'-'F')
ITE GT; Next 2 instructions are conditional ADDGT R1, R0, #55; Convert 0xA -> 'A'
ADDLE R1, R0, #48; Convert 0x0 -> '0'
       GT
                    ; IT block with only one conditional instruction
ADDGT R1, R1, #1 ; Increment R1 conditionally ITTEE EQ
                     ; Next 4 instructions are conditional
                   ; Conditional move
MOVEQ RO, R1
ADDEQ R2, R2, #10 ; Conditional add
ANDNE R3, R3, #1 ; Conditional AND
BNE.W dloop
                     ; Branch instruction can only be used in the last
                    ; instruction of an IT block
                     ; Next instruction is conditional
ΙT
       NE
       RO, RO, R1 ; Syntax error: no condition code used in IT block
ADD
```

3.9.6 TBB and TBH

Table Branch Byte and Table Branch Halfword.

```
TBB [Rn, Rm]
TBH [Rn, Rm, LSL #1]
Where:
```

Rn

Is the register containing the address of the table of branch lengths.

If Rn is PC, then the address of the table is the address of the byte immediately following the TBB or TBH instruction.

PM0264 - Rev 5 page 123/237



Rm

Is the index register. This contains an index into the table. For halfword tables, LSL #1 doubles the value in Rm to form the right offset into the table.

Operation

These instructions cause a PC-relative forward branch using a table of single byte offsets for \mathtt{TBB} , or halfword offsets for \mathtt{TBH} . Rn provides a pointer to the table, and Rm supplies an index into the table. For \mathtt{TBB} the branch offset is the unsigned value of the byte returned from the table, and for \mathtt{TBH} the branch offset is twice the unsigned value of the halfword returned from the table. The branch occurs to the address at that offset from the address of the byte immediately after the \mathtt{TBB} or \mathtt{TBH} instruction.

Restrictions

The restrictions are:

- Rn must not be SP.
- Rm must not be SP and must not be PC.
- When any of these instructions is used inside an IT block, it must be the last instruction of the IT block.

Condition flags

These instructions do not change the flags.

```
ADR.W RO, BranchTable Byte
TBB [R0, R1]
                      ; R1 is the index, R0 is the base address of the
                        ; branch table
Case1
; an instruction sequence follows
Case2
; an instruction sequence follows
Case3
; an instruction sequence follows
BranchTable Byte
                               ; Casel offset calculation
   DCB
           ((Case2-Case1)/2) ; Case2 offset calculation
    DCB
           ((Case3-Case1)/2) ; Case3 offset calculation [PC, R1, LSL #1] ; R1 is the index, PC is used as base of the
    DCB
    TBH
                               ; branch table
BranchTable H
    DCW ((CaseA - BranchTable_H)/2) ; CaseA offset calculation
           ((CaseB - BranchTable_H)/2) ; CaseB offset calculation
    DCW
    DCW
         ((CaseC - BranchTable H)/2) ; CaseC offset calculation
CaseA
; an instruction sequence follows
CaseB
; an instruction sequence follows
CaseC
; an instruction sequence follows
```

3.10 Floating-point instructions

This section provides the instruction set that the FPU uses.

Table 42 shows the floating-point instructions.

These instructions are only available if the FPU is included, and enabled, in the system. See Section 4.6.5: Code sequence for enabling the FPU for information about enabling the floating-point unit.

Table 42. Floating-point instructions

Mnemonic	Brief description	See
FLDMDBX	FLDMX (Decrement Before) loads multiple extension registers from consecutive memory locations	Section 3.10.1: FLDMDBX, FLDMIAX

PM0264 - Rev 5 page 124/237



Mnemonic	Brief description	See
FLDMIAX	FLDMX (Increment After) loads multiple extension registers from consecutive memory locations	Section 3.10.1: FLDMDBX, FLDMIAX
FSTMDBX	FSTMX (Decrement Before) stores multiple extension registers to consecutive memory locations	Section 3.10.2: FSTMDBX, FSTMIAX
FSTMIAX	FSTMX (Increment After) stores multiple extension registers to consecutive memory locations	Section 3.10.2: FSTMDBX, FSTMIAX
VABS	Floating-point Absolute	Section 3.10.3: VABS
VADD	Floating-point Add	Section 3.10.4: VADD
VCMP	Compare two floating-point registers, or one floating-point register and zero	Section 3.10.5: VCMP and VCMPE
VCMPE	Compare two floating-point registers, or one floating-point register and zero with Invalid Operation check	Section 3.10.5: VCMP and VCMPE
VCVT	Convert between floating-point and integer	Section 3.10.6: VCVT and VCVTR between floating-point and integer
VCVT	Convert between floating-point and fixed point	Section 3.10.7: VCVT between floating-point and fixed-point
VCVTA, VCVTN, VCVTP, VCVTM	Float to integer conversion with directed rounding	Section 3.10.35: VCVTA, VCVTM VCVTN, and VCVTP
VCVTB	Converts half-precision value to single-precision	Section 3.10.36: VCVTB and VCVTT
VCVTR	Convert between floating-point and integer with rounding	Section 3.10.6: VCVT and VCVTR between floating-point and integer
VCVTT	Converts single-precision register to half-precision	Section 3.10.36: VCVTB and VCVTT
VDIV	Floating-point Divide	Section 3.10.8: VDIV
VFMA	Floating-point Fused Multiply Accumulate	Section 3.10.9: VFMA and VFMS
VFMS	Floating-point Fused Multiply Subtract	Section 3.10.9: VFMA and VFMS
VFNMA	Floating-point Fused Negate Multiply Accumulate	Section 3.10.10: VFNMA and VFNMS
VFNMS	Floating-point Fused Negate Multiply Subtract	Section 3.10.10: VFNMA and VFNMS
VLDM	Load Multiple extension registers	Section 3.10.11: VLDM
VLDR	Loads an extension register from memory	Section 3.10.12: VLDR
VMAXNM, VMINNM	Maximum, Minimum with IEEE754-2008 NaN handling	Section 3.10.37: VMAXNM and VMINNM
VMLA	Floating-point Multiply Accumulate	Section 3.10.15: VMLA and VMLS
VMLS	Floating-point Multiply Subtract	Section 3.10.15: VMLA and VMLS
VMOV	Floating-point Move Immediate	Section 3.10.16: VMOV Immediate
VMOV	Floating-point Move Register	Section 3.10.17: VMOV Register
VMOV	Copy Arm core register to single-precision	Section 3.10.19: VMOV core register to single-precision
VMOV	Copy 2 Arm core registers to 2 single-precision	Section 3.10.20: VMOV two core registers to two single-precision registers
VMOV	Copies between Arm core register to scalar	Section 3.10.22: VMOV core register to scalar
VMOV	Copies between Scalar to Arm core register	Section 3.10.18: VMOV scalar to core register
VMRS	Move to Arm core register from floating-point System Register	Section 3.10.23: VMRS
VMSR	Move to floating-point System Register from Arm Core register	Section 3.10.24: VMSR

PM0264 - Rev 5 page 125/237



Mnemonic	Brief description	See
VNEG	Floating-point negate	Section 3.10.26: VNEG
VNMLA	Floating-point multiply and add	Section 3.10.27: VNMLA, VNMLS and VNMUL
VNMLS	Floating-point multiply and subtract	Section 3.10.27: VNMLA, VNMLS and VNMUL
VNMUL	Floating-point multiply	Section 3.10.27: VNMLA, VNMLS and VNMUL
VPOP	Pop extension registers	Section 3.10.28: VPOP
VPUSH	Push extension registers	Section 3.10.29: VPUSH
VRINTA, VRINTN, VRINTP, VRINTM	Float to integer (in floating-point format) conversion with directed rounding	Section 3.10.39: VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ
VRINTR, VRINTX	Float to integer (in floating-point format) conversion	Section 3.10.38: VRINTR and VRINTX
VSEL	Select register, alternative to a pair of conditional VMOV	Section 3.10.34: VSEL
VSQRT	Floating-point square root	Section 3.10.30: VSQRT
VSTM	Store Multiple extension registers	Section 3.10.31: VSTM
VSTR	Stores an extension register to memory	Section 3.10.32: VSTR
VSUB	Floating-point Subtract	Section 3.10.33: VSUB

3.10.1 FLDMDBX, FLDMIAX

FLDMX (Decrement Before, Increment After) loads multiple extension registers from consecutive memory locations using an address from a general-purpose register.

FLDMDBX{cond} Rn!, dreglist
FLDMIAX{cond} Rn{!}, dreglist

Where:

cond

Is an optional condition code.

Rn

Is the base register. If write-back is not specified, the PC can be used.

dreglist

Specifies base register write-back.

Is the list of consecutively numbered 64-bit SIMD and FP registers to be transferred. The list must contain at least one register, all registers must be in the range D0-D15, and must not contain more than 16 registers.

Operation

FLDMX loads multiple SIMD and FP registers from consecutive locations in the Advanced SIMD and floating-point register file using an address from a general-purpose register.

Arm deprecates use of ${\tt FLDMDBX}$ and ${\tt FLDMIAX}$, except for disassembly purposes, and reassembly of disassembled code.

Depending on settings in the *CPACR* and *NSACR* and the Security state and mode in which the instruction is executed, an attempt to execute the instruction might be *undefined*.

3.10.2 FSTMDBX, FSTMIAX

FSTMX (Decrement Before, Increment After) stores multiple extension registers to consecutive memory locations using an address from a general-purpose register.

PM0264 - Rev 5 page 126/237



Where:

cond

Is an optional condition code.

Rn

Is the base register. If write-back is not specified, the PC can be used. However, Arm deprecates use of the PC.

I

Specifies base register write-back.

dreglist

Is the list FP registers to be transferred. The list must contain at least one register, all registers must be in the range D0-D15, and must not contain more than 16 registers.

Operation

FSTMX stores multiple SIMD and FP registers from the Advanced SIMD and floating-point register file to consecutive locations using an address from a general-purpose register.

Arm deprecates use of FLDMDBX and FLDMIAX, except for disassembly purposes, and reassembly of disassembled code.

Depending on settings in the *CPACR*, *NSACR*, and *FPEXC* Registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be *undefined*.

3.10.3 VABS

Floating-point Absolute.

VABS{cond}.F32 Sd, Sm

Where:

cond

Is an optional condition code.

Sd, Sm

Are the destination floating-point value and the operand floating-point value.

Operation

This instruction:

- 1. Takes the absolute value of the operand floating-point register.
- 2. Places the results in the destination floating-point register.

Restrictions

There are no restrictions.

Condition flags

This instruction does not change the flags.

VABS.F32 S4, S6

3.10.4 VADD

Floating-point Add.

VADD{cond}.F32 {Sd,} Sn, Sm

Where:

cond

Is an optional condition code.

PM0264 - Rev 5 page 127/237



Sd

Is the destination floating-point value.

Sn, Sm

Are the operand floating-point values.

Operation

This instruction:

- 1. Adds the values in the two floating-point operand registers.
- 2. Places the results in the destination floating-point register.
- 3. the results in the destination floating-point register.

Restrictions

There are no restrictions.

Condition flags

This instruction does not change the flags.

VADD.F32 S4, S6, S7

3.10.5 VCMP and VCMPE

Compares two floating-point registers, or one floating-point register and zero.

VCMP{E}{cond}.F32 Sd, Sm | #0.0 VCMP{E}{cond}.F32 Sd, #0.0

Where:

cond

Is an optional condition code.

E

If present, any NaN operand causes an Invalid Operation exception. Otherwise, only a signaling NaN causes the exception.

Sd

Is the floating-point operand to compare.

Sm|Dm

Is the floating-point operand that is compared with.

Operation

This instruction:

- 1. Compares either:
 - Two floating-point registers.
 - Or one floating-point register and zero.
- 2. Writes the result to the FPSCR flags.

Restrictions

This instruction can optionally raise an Invalid Operation exception if either operand is any type of NaN. It always raises an Invalid Operation exception if either operand is a signaling NaN.

Condition flags

When this instruction writes the result to the FPSCR flags, the values are normally transferred to the Arm flags by a subsequent VMRS instruction.

PM0264 - Rev 5 page 128/237



VCMP.F32 S4, #0.0VCMP.F32 S4, S2

3.10.6 VCVT and VCVTR between floating-point and integer

Converts a value in a register from floating-point to and from a 32-bit integer.

VCVT{R}{cond}.Tm.F32 Sd, Sm VCVT{cond}.F32.Tm Sd, Sm Where:

vvnere

R

If R is specified, the operation uses the rounding mode specified by the FPSCR. If R is omitted, the operation uses the Round towards Zero rounding mode.

cond

Is an optional condition code.

Tm

Is the data type for the operand. It must be one of:

- S32 signed 32-bit value.
- U32 unsigned 32-bit value.

Sd, Sm

Are the destination register and the operand register.

Operation

These instructions:

- 1. Either:
 - Convert a value in a register from floating-point value to a 32-bit integer.
 - Convert from a 32-bit integer to floating-point value.
- 2. Place the result in a second register.

The floating-point to integer operation normally uses the Round towards Zero rounding mode, but can optionally use the rounding mode specified by the FPSCR.

The integer to floating-point operation uses the rounding mode specified by the FPSCR.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.7 VCVT between floating-point and fixed-point

Converts a value in a register from floating-point to and from a 32-bit integer.

Where:

cond

Is an optional condition code.

PM0264 - Rev 5 page 129/237



Td

Is the data type for the fixed-point number. It must be one of:

- S16 signed 16-bit value.
- U16 unsigned 16-bit value.
- S32 signed 32-bit value.
- U32 unsigned 32-bit value.

Sd

Is the destination register and the operand register.

fbits

Is the number of fraction bits in the fixed-point number:

- If Td is \$16 or U16, fbits must be in the range 0-16.
- If Td is S32 or U32, fbits must be in the range 1-32.

Operation

This instruction:

- 1. Either
 - Converts a value in a register from floating-point to fixed-point.
 - Converts a value in a register from fixed-point to floating-point.
- 2. Places the result in a second register.

The floating-point values are single-precision or double-precision.

The fixed-point value can be 16-bit or 32-bit. Conversions from fixed-point values take their operand from the low-order bits of the source register and ignore any remaining bits.

Signed conversions to fixed-point values sign-extend the result value to the destination register width.

Unsigned conversions to fixed-point values zero-extend the result value to the destination register width.

The floating-point to fixed-point operation uses the Round towards Zero rounding mode. The fixed-point to floating-point operation uses the Round to Nearest rounding mode.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.8 VDIV

Divides floating-point values.

VDIV{cond}.F32 {Sd,} Sn, Sm

Where:

cond

Is an optional condition code.

Sd

Is the destination register.

Sn, Sm

Are the operand registers.

Operation

This instruction:

- 1. Divides one floating-point value by another floating-point value.
- 2. Writes the result to the floating-point destination register.

PM0264 - Rev 5 page 130/237



There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.9 VFMA and VFMS

Floating-point Fused Multiply Accumulate and Subtract.

VFMA{cond}.F32 {Sd,} Sn, Sm VFMS{cond}.F32 {Sd,} Sn, Sm

Where:

cond

Is an optional condition code.

Sd

Is the destination register.

Sn, Sm

Are the operand registers.

Operation

The VFMA instruction:

- 1. Multiplies the floating-point values in the operand registers.
- 2. Accumulates the results into the destination register.

The result of the multiply is not rounded before the accumulation.

The VFMS instruction:

- 1. Negates the first operand register.
- 2. Multiplies the floating-point values of the first and second operand registers.
- 3. Adds the products to the destination register.
- 4. Places the results in the destination register.

The result of the multiply is not rounded before the addition.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.10 VFNMA and VFNMS

Floating-point Fused Negate Multiply Accumulate and Subtract.

VFNMA{cond}.F32 {Sd,} Sn, Sm VFNMS{cond}.F32 {Sd,} Sn, Sm

Where:

cond

Is an optional condition code.

Sd

Is the destination register.

Sn, Sm

Are the operand registers.

PM0264 - Rev 5 page 131/237



Operation

The VFNMA instruction:

- 1. Negates the first floating-point operand register.
- 2. Multiplies the first floating-point operand with second floating-point operand.
- 3. Adds the negation of the floating -point destination register to the product
- 4. Places the result into the destination register.

The result of the multiply is not rounded before the addition.

The VFNMS instruction:

- 1. Multiplies the first floating-point operand with second floating-point operand.
- 2. Adds the negation of the floating-point value in the destination register to the product.
- 3. Places the result in the destination register.

The result of the multiply is not rounded before the addition.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.11 VLDM

Floating-point Load Multiple.

VLDM{mode}{cond}{.size} Rn{!}, list

Where:

mode

Is the addressing mode:

ΙA

Increment after. The consecutive addresses start at the address specified in Rn.

DB

Decrement before. The consecutive addresses end before

the address specified in Rn.

cond

Is an optional condition code.

size

Is an optional data size specifier.

Rn

Is the base register. The SP can be used.

Is the command to the instruction to write a modified value back to Rn. This is required if mode == DB, and is optional if mode == IA.

list

Is the list of extension registers to be loaded, as a list of consecutively numbered doubleword or singleword registers, separated by commas and surrounded by brackets.

Operation

This instruction loads multiple extension registers from consecutive memory locations using an address from an Arm core register as the base address.

PM0264 - Rev 5 page 132/237



The restrictions are:

- If size is present, it must be equal to the size in bits, 32 or 64, of the registers in list.
- For the base address, the SP can be used. In the Arm instruction set, if ! is not specified the PC can be used.
- list must contain at least one register. If it contains doubleword registers, it must not contain more than 16 registers.
- If using the Decrement before addressing mode, the write back flag, !, must be appended to the base register specification.

Condition flags

These instructions do not change the flags.

VLDMIA.F64 r1, {d3,d4,d5}

3.10.12 VLDR

Loads a single extension register from memory.

VLDR{cond}{.F<32|64>} <Sd|Dd>, [Rn {, #imm}]

VLDR{cond}{.F<32|64>} <Sd| Dd>, label

VLDR{cond}{.F<32|64>} <Sd| Dd>, [PC, #imm]

Where:

cond

Is an optional condition code.

32, **64**

Are the optional data size specifiers.

Dd

Is the destination register for a doubleword load.

Sd

Is the destination register for a singleword load.

Rn

Is the base register. The SP can be used.

imm

Is the + or - immediate offset used to form the address. Permitted address values are multiples of 4 in the range 0-1020.

label

Is the label of the literal data item to be loaded.

Operation

This instruction loads a single extension register from memory, using a base address from an Arm core register, with an optional offset.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

PM0264 - Rev 5 page 133/237



3.10.13 VLLDM

Floating-point Lazy Load Multiple restores the contents of the Secure floating-point registers that were protected by a VLSTM instruction, and marks the floating-point context as active.

VLLDM {cond}<Rn>

Where:

cond

Is an optional condition code.

Rn

Is the base register.

Operation

If the lazy state preservation set up by a previous VLSTM instruction is active (FPCCR.LSPACT == 1), this instruction deactivates lazy state preservation and enables access to the Secure floating-point registers. If lazy state preservation is inactive (FPCCR.LSPACT == 0), either because lazy state preservation was not enabled (FPCCR.LSPEN == 0) or because a floating-point instruction caused the Secure floating-point register contents to be stored to memory, this instruction loads the stored Secure floating-point register contents back into the floating-point registers. If Secure floating-point is not in use (CONTROL_S.SFPA == 0), this instruction behaves as a NOP. This instruction is only available in Secure state, and is *UNDEFINED* in nonsecure state. If the Floating-point Extension is not implemented, this instruction is available in Secure state, but behaves as a NOP.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.14 VLSTM

Floating-point Lazy Store Multiple stores the contents of Secure floating-point registers to a prepared stack frame, and clears the Secure floating-point registers.

VLSTM {cond}<Rn>

Where:

cond

Is an optional condition code.

Rn

Is the base register.

Operation

If floating-point lazy preservation is enabled (FPCCR.LSPEN == 1), then the next time a floating-point instruction other than VLSTM or VLLDM is executed:

- The contents of Secure floating-point registers are stored to memory.
- The Secure floating-point registers are cleared.

If Secure floating-point is not in use (CONTROL_S.SFPA == 0), this instruction behaves as a NOP.

This instruction is only available in Secure state, and is *UNDEFINED* in nonsecure state.

If the Floating-point Extension is not implemented, this instruction is available in Secure state, but behaves as a NOP.

Restrictions

There are no restrictions.

PM0264 - Rev 5 page 134/237



Condition flags

These instructions do not change the flags.

3.10.15 VMLA and VMLS

Multiplies two floating-point values, and accumulates or subtracts the result.

VMLA{cond}.F32 Sd, Sn, Sm

VMLS{cond}.F32 Sd, Sn, Sm

Where:

cond

Is an optional condition code.

Sd

Is the destination floating-point value.

Sn, Sm

Are the operand floating-point values.

Operation

The floating-point Multiply Accumulate instruction:

- 1. Multiplies two floating-point values.
- 2. Adds the results to the destination floating-point value.

The floating-point Multiply Subtract instruction:

- 1. Multiplies two floating-point values.
- 2. Subtracts the products from the destination floating-point value.
- 3. Places the results in the destination register.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.16 VMOV Immediate

Move floating-point Immediate.

VMOV{cond}.F32 Sd, #imm

Where:

cond

Is an optional condition code.

Sd

Is the destination register.

imm

Is a floating-point constant.

Operation

This instruction copies a constant value to a floating-point register.

Restrictions

There are no restrictions.

PM0264 - Rev 5 page 135/237



Condition flags

These instructions do not change the flags.

3.10.17 VMOV Register

Copies the contents of one register to another.

VMOV{cond}.F<32> Sd, Sm Dm

Where:

cond

Is an optional condition code.

Dd

Is the destination register, for a doubleword operation.

Dm

Is the source register, for a doubleword operation.

Sd

Is the destination register, for a singleword operation.

Sm

Is the source register, for a singleword operation.

Operation

This instruction copies the contents of one floating-point register to another.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.18 VMOV scalar to core register

Transfers one word of a doubleword floating-point register to an Arm core register.

VMOV{cond} Rt, Dn[x]

Where:

cond

Is an optional condition code.

Rt

Is the destination Arm core register.

Dn

Is the 64-bit doubleword register.

x

Specifies which half of the doubleword register to use:

- If x is 0, use lower half of doubleword register.
- If *x* is 1, use upper half of doubleword register.

Operation

This instruction transfers one word from the upper or lower half of a doubleword floating-point register to an Arm core register.

PM0264 - Rev 5 page 136/237



Rt cannot be PC or SP.

Condition flags

These instructions do not change the flags.

3.10.19 VMOV core register to single-precision

Transfers a single-precision register to and from an Arm core register.

VMOV{cond} Sn, Rt VMOV{cond} Rt, Sn

Where:

cond

Is an optional condition code.

<Sn>

Is the single-precision floating-point register.

Rt

Is the Arm core register.

Operation

This instruction transfers:

- The contents of a single-precision register to an Arm core register.
- The contents of an Arm core register to a single-precision register.

Restrictions

Rt cannot be PC or SP.

Condition flags

Where:

These instructions do not change the flags.

3.10.20 VMOV two core registers to two single-precision registers

Transfers two consecutively numbered single-precision registers to and from two Arm core registers.

VMOV{cond} Sm, Sm1, Rt, Rt2 VMOV{cond} Rt, Rt2, Sm, Sm1

. . .

cond

Is an optional condition code.

Sm

Is the first single-precision register.

Sm1

Is the second single-precision register. This is the next single-precision register after Sm.

Rt

Is the Arm core register that Sm is transferred to or from.

Rt2

Is the Arm core register that Sm1 is transferred to or from.

PM0264 - Rev 5 page 137/237



Operation

This instruction transfers:

- The contents of two consecutively numbered single-precision registers to two Arm core registers.
- The contents of two Arm core registers to a pair of single-precision registers.

Restrictions

The restrictions are:

- The floating-point registers must be contiguous, one after the other.
- The Arm core registers do not have to be contiguous.
- Rt cannot be PC or SP.

Condition flags

These instructions do not change the flags.

3.10.21 VMOV two core registers and a double-precision register

Transfers two words from two Arm core registers to a doubleword register, or from a doubleword register to two Arm core registers.

VMOV{cond} Dm, Rt, Rt2

VMOV{cond} Rt, Rt2, Dm

Where:

cond

Is an optional condition code.

Dm

Is the double-precision register.

Rt, Rt2

Are the two Arm core registers.

Operation

This instruction:

- Transfers two words from two Arm core registers to a doubleword register.
- Transfers a doubleword register to two Arm core registers.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.22 VMOV core register to scalar

Transfers one word to a floating-point register from an Arm core register.

 $VMOV{cond}{.32}$ Dd[x], Rt

Where:

cond

Is an optional condition code.

32

Is an optional data size specifier.

PM0264 - Rev 5 page 138/237



Dd[x]

Is the destination, where [x] defines which half of the doubleword is transferred, as follows:

- If x is 0, the lower half is extracted.
- If x is 1, the upper half is extracted.

Rt

Is the source Arm core register.

Operation

This instruction transfers one word to the upper or lower half of a doubleword floating-point register from an Arm core register.

Restrictions

Rt cannot be PC or SP.

Condition flags

These instructions do not change the flags.

3.10.23 VMRS

Move to Arm Core register from floating-point System Register.

VMRS{cond} Rt, FPSCR

VMRS{cond} APSR_nzcv, FPSCR

Where:

cond

Is an optional condition code.

Rt

Is the destination Arm core register. This register can be R0-R14.

APSR_nzcv

Transfer floating-point flags to the APSR flags.

Operation

This instruction performs one of the following actions:

- Copies the value of the FPSCR to a general-purpose register.
- Copies the value of the FPSCR flag bits to the APSR N, Z, C, and V flags.

Restrictions

Rt cannot be PC or SP.

Condition flags

These instructions optionally change the N, Z, C, and V flags.

3.10.24 VMSR

Move to floating-point System Register from Arm Core register.

VMSR{cond} FPSCR, Rt

Where:

cond

Is an optional condition code.

Rt

Is the general-purpose register to be transferred to the FPSCR.

PM0264 - Rev 5 page 139/237



Operation

This instruction moves the value of a general-purpose register to the FPSCR.

Restrictions

Rt cannot be PC or SP.

Condition flags

This instruction updates the FPSCR.

3.10.25 VMUL

Floating-point Multiply.

VMUL{cond}.F32 {Sd,} Sn, Sm

Where:

cond

Is an optional condition code.

Sd

Is the destination floating-point value.

Sn, Sm

Are the operand floating-point values.

Operation

This instruction:

- 1. Multiplies two floating-point values.
- 2. Places the results in the destination register.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.26 **VNEG**

Floating-point Negate.

VNEG{cond}.F32 Sd, Sm

Where:

cond

Is an optional condition code.

Sd

Is the destination floating-point value.

Sm

Is the operand floating-point value.

Operation

This instruction:

- 1. Negates a floating-point value.
- 2. Places the results in a second floating-point register.

The floating-point instruction inverts the sign bit.

PM0264 - Rev 5 page 140/237



There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.27 VNMLA, VNMLS and VNMUL

Floating-point multiply with negation followed by add or subtract.

VNMLA{cond}.F32 Sd, Sn, Sm VNMLS{cond}.F32 Sd, Sn, Sm VNMUL{cond}.F32 {Sd,} Sn, Sm

Where:

cond

Is an optional condition code.

Sd

Is the destination floating-point register.

Sn, Sm

Are the operand floating-point registers.

Operation

The VNMLA instruction:

- 1. Multiplies two floating-point register values.
- 2. Adds the negation of the floating-point value in the destination register to the negation of the product.
- 3. Writes the result back to the destination register.

The VNMLS instruction:

- 1. Multiplies two floating-point register values.
- 2. Adds the negation of the floating-point value in the destination register to the product.
- 3. Writes the result back to the destination register.

The VNMUL instruction:

- 1. Multiplies together two floating-point register values.
- 2. Writes the negation of the result to the destination register.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.28 VPOP

Floating-point extension register Pop.

VPOP{cond}{.size} list

Where:

cond

Is an optional condition code.

size

Is an optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers in list.

PM0264 - Rev 5 page 141/237



list

Is a list of extension registers to be loaded, as a list of consecutively numbered doubleword or singleword registers, separated by commas and surrounded by brackets.

Operation

This instruction loads multiple consecutive extension registers from the stack.

Restrictions

list must contain at least one register, and not more than sixteen registers.

Condition flags

These instructions do not change the flags.

3.10.29 VPUSH

Floating-point extension register Push.

VPUSH{cond}{.size} list

Where:

cond

Is an optional condition code.

size

Is an optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers in list.

list

Is a list of the extension registers to be stored, as a list of consecutively numbered doubleword or singleword registers, separated by commas and surrounded by brackets.

Operation

This instruction stores multiple consecutive extension registers to the stack.

Restrictions

list must contain at least one register, and not more than sixteen.

Condition flags

These instructions do not change the flags.

3.10.30 VSQRT

Floating-point Square Root.

VSQRT{cond}.F32 Sd, Sm

Where:

cond

Is an optional condition code.

Sd

Is the destination floating-point value.

Sm

Is the operand floating-point value.

Operation

This instruction:

Calculates the square root of the value in a floating-point register.

PM0264 - Rev 5 page 142/237



· Writes the result to another floating-point register.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.31 VSTM

Floating-point Store Multiple.

VSTM{mode}{cond}{.size} Rn{!}, list

Where:

mode

Is the addressing mode:

- IA *Increment After*. The consecutive addresses start at the address specified in *Rn*. This is the default and can be omitted.
- DB Decrement Before. The consecutive addresses end just before the address specified in Rn.

cond

Is an optional condition code.

size

Is an optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers in list.

Rn

Is the base register. The SP can be used.

Is the function that causes the instruction to write a modified value back to Rn. Required if mode = DB.

list

Is a list of the extension registers to be stored, as a list of consecutively numbered doubleword or singleword registers, separated by commas and surrounded by brackets.

Operation

This instruction stores multiple extension registers to consecutive memory locations using a base address from an Arm core register.

Restrictions

The restrictions are:

- list must contain at least one register. If it contains doubleword registers it must not contain more than 16 registers.
- Use of the PC as Rn is deprecated.

Condition flags

These instructions do not change the flags.

3.10.32 VSTR

Floating-point Store.

VSTR{cond}{.32} Sd, [Rn{, #imm}] VSTR{cond}{.64} Dd, [Rn{, #imm}]

Where:

PM0264 - Rev 5 page 143/237



cond

Is an optional condition code.

32, 64

Are the optional data size specifiers.

Sd

Is the source register for a singleword store.

Dd

Is the source register for a doubleword store.

Rn

Is the base register. The SP can be used.

imm

Is the + or - immediate offset used to form the address. Values are multiples of 4 in the range 0-1020. imm can be omitted, meaning an offset of +0.

Operation

This instruction stores a single extension register to memory, using an address from an Arm core register, with an optional offset, defined in *imm*:

Restrictions

The use of PC for Rn is deprecated.

Condition flags

These instructions do not change the flags.

3.10.33 VSUB

Floating-point Subtract.

VSUB{cond}.F32 {Sd,} Sn, Sm

Where:

cond

Is an optional condition code.

Sd

Is the destination floating-point value.

Sn, Sm

Are the operand floating-point values.

Operation

This instruction:

- $1. \ \ Subtracts one floating-point value from another floating-point value.$
- 2. Places the results in the destination floating-point register.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

PM0264 - Rev 5 page 144/237



3.10.34 VSEL

Floating-point Conditional Select allows the destination register to take the value from either one or the other of two source registers according to the condition codes in the APSR.

VSEL{cond}.F32 Sd, Sn, Sm

Where:

cond

Is an optional condition code. VSEL has a subset of the condition codes. The condition codes for VSEL are limited to GE, GT, EQ and VS, with the effect that LT, LE, NE and VC is achievable by exchanging the source operands.

Sd

Is the destination single-precision floating-point value.

Sn, Sm

Are the operand single-precision floating-point values.

Operation

Depending on the result of the condition code, this instruction moves either:

- Sn source register to the destination register.
- Sm source register to the destination register.

The behavior is:

```
EncodingSpecificOperations();
ExecuteFPCheck();

if dp_operation then
S[d] = if ConditionHolds(cond) then S[n] else S[m];
```

Restrictions

The VSEL instruction must not occur inside an IT block.

Condition flags

This instruction does not change the flags.

3.10.35 VCVTA, VCVTM VCVTN, and VCVTP

Floating-point to integer conversion with directed rounding.

VCVT<rmode>.S32.F32 Sd, Sm VCVT<rmode>.U32.F32 Sd, Sm

Where:

Sd

Is the destination single-precision or double-precision floating-point value.

Sm,

Are the operand single-precision or double-precision floating-point values.

PM0264 - Rev 5 page 145/237



<rmode>

Is one of:

Α

Round to nearest ties away.

М

Round to nearest even.

N

Round towards plus infinity.

P

Round towards minus infinity.

Operation

These instructions:

- 1. Read the source register.
- 2. Convert to integer with directed rounding.
- 3. Write to the destination register.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.36 VCVTB and VCVTT

Converts between half-precision and single-precision without intermediate rounding.

VCVT{y}{cond}.F32.F16 Sd, Sm

VCVT{y}{cond}.F16.F32 Sd, Sm

Where:

y

Specifies which half of the operand register Sm or destination register Sd is used for the operand or destination:

- If y is B, then the bottom half, bits [15:0], of Sm or Sd is used.
- If y is T, then the top half, bits [31:16], of Sm or Sd is used.

cond

Is an optional condition code.

Sd

Is the destination register.

Sm

Is the operand register.

Operation

This instruction with the .F16.F32 suffix:

- 1. Converts the half-precision value in the top or bottom half of a single-precision register to single-precision value.
- 2. Writes the result to a single-precision register.

This instruction with the .F32.F16 suffix:

- 1. Converts the value in a single-precision register to half-precision value.
- 2. Writes the result into the top or bottom half of a single-precision register, preserving the other half of the target register.

PM0264 - Rev 5 page 146/237



Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.37 VMAXNM and VMINNM

Return the minimum or the maximum of two floating-point numbers with NaN handling as specified by IEEE754-2008.

VMAXNM.F32 Sd, Sn, Sm

VMINNM.F32 Sd, Sn, Sm

Where:

Sd

Is the destination single-precision floating-point value.

Sn, Sm

Are the operand single-precision floating-point values.

Operation

The VMAXNM instruction compares two source registers, and moves the largest to the destination register. The VMINNM instruction compares two source registers, and moves the smallest to the destination register.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.38 VRINTR and VRINTX

Round a floating-point value to an integer in floating-point format.

VRINT{R,X}{cond}.F32 Sd, Sm

Where:

cond

Is an optional condition code.

Sd

Is the destination floating-point value.

Sm

Are the operand floating-point values.

Operation

These instructions:

- 1. Read the source register.
- Round to the nearest integer value in floating-point format using the rounding mode specified by the FPSCR. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.
- 3. Write the result to the destination register.
- 4. For the VRINTX instruction only. Generate a floating-point exception if the result is not numerically equal to the input value.

PM0264 - Rev 5 page 147/237



Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.10.39 VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ

Round a floating-point value to an integer in floating-point format using directed rounding.

VRINT<rmode>.F32 Sd, Sm

Where:

Sd

Is the destination single-precision floating-point value.

Sm

Are the operand single-precision floating-point values.

<rmode>

Is one of:

Α

Round to nearest ties away.

N

Round to Nearest Even.

Ρ

Round towards Plus Infinity.

М

Round towards Minus Infinity.

Z

Round towards Zero.

Operation

These instructions:

- 1. Read the source register.
- 2. Round to the nearest integer value with a directed rounding mode specified by the instruction.
- 3. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.
- 4. Write the result to the destination register.

Restrictions

 ${\tt VRINTA, VRINTP} \ \ \text{and} \ \ {\tt VRINTM} \ \ \text{cannot be conditional}. \ \ {\tt VRINTZ} \ \ \text{can be conditional}.$

Condition flags

These instructions do not change the flags.

3.11 Miscellaneous instructions

Table 43 shows the remaining Cortex®-M33 instructions: .

PM0264 - Rev 5 page 148/237



Table 43. Miscellaneous instructions

Mnemonic	Brief description	See
BKPT	Breakpoint	Section 3.11.1: BKPT
CPSID	Change Processor State, Disable Interrupts	Section 3.11.2: CPS
CPSIE	Change Processor State, Enable Interrupts	Section 3.11.2: CPS
DMB	Data Memory Barrier	Section 3.11.4: DMB
DSB	Data Synchronization Barrier	Section 3.11.5: DSB
ISB	Instruction Synchronization Barrier	Section 3.11.6: ISB
MRS	Move from special register to register	Section 3.11.7: MRS
MSR	Move from register to special register	Section 3.11.8: MSR
NOP	No Operation	Section 3.11.9: NOP
SEV	Send Event	Section 3.11.10: SEV
SG	Secure Gateway	Section 3.11.11: SG
SVC	Supervisor Call	Section 3.11.12: SVC
TT	Test Target	Section 3.11.13: TT, TTT, TTA, and TTAT
TTT	Test Target Unprivileged	Section 3.11.13: TT, TTT, TTA, and TTAT
TTA	Test Target Alternate Domain	Section 3.11.13: TT, TTT, TTA, and TTAT
TTAT	Test Target Alternate Domain Unprivileged	Section 3.11.13: TT, TTT, TTA, and TTAT
WFE	Wait For Event	Section 3.11.15: WFE
WFI	Wait For Interrupt	Section 3.11.16: WFI
YIELD	Yield	Section 3.11.17: YIELD

3.11.1 BKPT

Breakpoint.

BKPT #imm

Where:

imm

Is an expression evaluating to an integer in the range 0-255 (8-bit value).

Operation

The BKPT instruction causes the processor to enter Debug state if invasive debug is enabled. Debug tools can use this to investigate system state when the instruction at a particular address is reached.

imm is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint.

The BKPT instruction can be placed inside an IT block, but it executes unconditionally, unaffected by the condition specified by the IT instruction.

Condition flags

This instruction does not change the flags.

BKPT #0x3; Breakpoint with immediate value set to 0x3 (debugger can; extract the immediate value by locating it using the PC)

Note:

Arm does not recommend the use of the BKPT instruction with an immediate value set to 0xAB for any purpose other than Semi-hosting.

PM0264 - Rev 5 page 149/237



3.11.2 CPS

Change Processor State.

CPSeffect iflags

Where:

effect

Is one of:

ΙE

Clears the special purpose register.

ID

Sets the special purpose register.

iflags

Is a sequence of one or more flags:

i

Set or clear PRIMASK.

f

Set or clear FAULTMASK.

Operation

CPS changes the PRIMASK and FAULTMASK special register values.

Restrictions

The restrictions are:

- Use CPS only from privileged software. It has no effect if used in unprivileged software.
- CPS cannot be conditional and so must not be used inside an IT block.

Condition flags

This instruction does not change the condition flags.

```
CPSID i ; Disable interrupts and configurable fault handlers (set PRIMASK)

CPSID f ; Disable interrupts and all fault handlers (set FAULTMASK)

CPSIE i ; Enable interrupts and configurable fault handlers (clear PRIMASK)

CPSIE f ; Enable interrupts and fault handlers (clear FAULTMASK)
```

3.11.3 CPY

Copy is a pre-Unified Assembler Language (UAL) synonym for MOV (register).

CPY Rd, Rn

This is equivalent to:

MOV Rd, Rn

3.11.4 DMB

Data Memory Barrier.

DMB{cond} {opt}

Where:

cond

Is an optional condition code.

PM0264 - Rev 5 page 150/237



opt

Specifies an optional limitation on the DMB operation. Values are:

SY

DMB operation ensures ordering of all accesses, encoded as opt == '1111'. Can be omitted.

All other encodings of *opt* are *reserved*. The corresponding instructions execute as system (SY) DMB operations, but software must not rely on this behavior.

Operation

DMB acts as a data memory barrier. It ensures that all explicit memory accesses that appear, in program order, before the DMB instruction are completed before any explicit memory accesses that appear, in program order, after the DMB instruction. DMB does not affect the ordering or execution of instructions that do not access memory.

Condition flags

This instruction does not change the flags.

DMB ; Data Memory Barrier

3.11.5 DSB

Data Synchronization Barrier.

DSB{cond} {opt}

Where:

cond

Is an optional condition code.

opt

Specifies an optional limitation on the DSB operation. Values are:

SY

DSB operation ensures completion of all accesses, encoded as opt == '1111'. Can be omitted.

All other encodings of *opt* are *reserved*. The corresponding instructions execute as system (SY) DSB operations, but software must not rely on this behavior.

Operation

DSB acts as a special data synchronization memory barrier. Instructions that come after the DSB, in program order, do not execute until the DSB instruction completes. The DSB instruction completes when all explicit memory accesses before it complete.

Condition flags

This instruction does not change the flags.

DSB ; Data Synchronisation Barrier

3.11.6 ISB

Instruction Synchronization Barrier.

ISB{cond} {opt}

Where:

cond

Is an optional condition code.

PM0264 - Rev 5 page 151/237



opt

Specifies an optional limitation on the ISB operation. Values are:

SY

Fully system ISB operation, encoded as opt == '1111'. Can be omitted.

All other encodings of *opt* are *reserved*. The corresponding instructions execute as full system ISB operations, but software must not rely on this behavior.

Operation

ISB acts as an instruction synchronization barrier. It flushes the pipeline of the processor, so that all instructions following the ISB are fetched from cache or memory again, after the ISB instruction has been completed.

Condition flags

This instruction does not change the flags.

ISB ; Instruction Synchronisation Barrier

3.11.7 MRS

Move the contents of a special register to a general-purpose register.

MRS{cond} Rd, spec reg

Where:

cond

Is an optional condition code.

Rd

Is the destination register.

spec_reg

Can be any of: APSR, IPSR, IPSR, IEPSR, IAPSR, EAPSR, PSR, MSP, PSP, PRIMASK, BASEPRI, BASEPRI_MAX, FAULTMASK, CONTROL, MSP_NS, PSP_NS, MSPLIM, PSPLIM, MSPLIM_NS, PSPLIM_NS, PRIMASK_NS, FAULTMASK NS, and CONTROL NS.

Note: All the EPSR and IPSR fields are zero when read by the MRS instruction.

An access to a register not ending in _NS returns the register associated with the current Security state. Access to a register ending in _NS in Secure state returns the nonsecure register. Access to a register ending in _NS in nonsecure state is RAZ/WI.

Operation

Use \mathtt{MRS} in combination with \mathtt{MSR} as part of a read-modify-write sequence for updating a PSR, for example to clear the Q flag.

In process swap code, the programmers model state of the process being swapped out must be saved, including relevant PSR contents. Similarly, the state of the process being swapped in must also be restored. These operations use MRS in the state-saving instruction sequence and MSR in the state-restoring instruction sequence.

Note: BASEPRI_MAX is an alias of BASEPRI when used with the MRS instruction.

Restrictions

Rd must not be SP and must not be PC.

Condition flags

This instruction does not change the flags.

MRS RO, PRIMASK; Read PRIMASK value and write it to RO

PM0264 - Rev 5 page 152/237



3.11.8 MSR

Move the contents of a general-purpose register into the specified special register.

MSR{cond} spec reg, Rn

Where:

cond

Is an optional condition code.

Rn

Is the source register.

spec_reg

Can be any of: APSR_nzcvq, APSR_g, APSR_nzcvqg, MSP, PSP, PRIMASK, BASEPRI, BASEPRI_MAX, FAULTMASK, CONTROL, MSP_NS, PSP_NS -MSPLIM, PSPLIM, MSPLIM_NS, PSPLIM_NS, PRIMASK_NS, FAULTMASK NS, and CONTROL NS.

Note: You can use APSR to refer to APSR nzcvq.

Operation

The register access operation in MSR depends on the privilege level. Unprivileged software can only access the APSR, see the APSR bit assignments. Privileged software can access all special registers.

In unprivileged software writes to unallocated or execution state bits in the PSR are ignored.

Note:

When you write to BASEPRI MAX, the instruction writes to BASEPRI only if either:

- Rn is non-zero and the current BASEPRI value is 0.
- Rn is non-zero and less than the current BASEPRI value.

Note:

An access to a register not ending in _NS writes the register associated with the current Security state. Access to a register ending in _NS in Secure state writes the nonsecure register. Access to a register ending in _NS in nonsecure state is RAZ/WI.

Restrictions

Rn must not be SP and must not be PC.

Condition flags

This instruction updates the flags explicitly based on the value in Rn.

MSR CONTROL, R1; Read R1 value and write it to the CONTROL register.

3.11.9 NOP

No Operation.

NOP{cond}

Where:

cond

Is an optional condition code.

Operation

NOP does nothing. NOP is not necessarily a time-consuming NOP. The processor might remove it from the pipeline before it reaches the execution stage.

Use NOP for padding, for example to place the following instruction on a 64-bit boundary.

Condition flags

This instruction does not change the flags.

NOP ; No operation

PM0264 - Rev 5 page 153/237



3.11.10 SEV

Send Event.

SEV{cond}

Where:

cond

Is an optional condition code.

Operation

SEV is a hint instruction that causes an event to be signaled to all processors within a multiprocessor system. It also sets the local event register to 1.

Condition flags

This instruction does not change the flags.

```
SEV ; Send Event
```

3.11.11 SG

Secure Gateway.

SG

Operation

Secure Gateway marks a valid branch target for branches from nonsecure code that wants to call Secure code. A linker is expected to generate a Secure Gateway operation as a part of the branch table for the *nonsecure Callable* (NSC) region.

There is no C intrinsic function for SG. Secure Gateways are expected to be generated by linker or by assembly programming. Arm does not expect software developers to insert a Secure Gateway instruction inside C or C++ program code.

Note:

For information about how to build a Secure image that uses a previously generated import library, see the Arm[®] Compiler Software Development Guide.

3.11.12 SVC

Supervisor Call.

SVC{cond} #imm

Where:

cond

Is an optional condition code.

imm

Is an expression evaluating to an integer in the range 0-255 (8-bit value).

Operation

The SVC instruction causes the SVC exception.

imm is ignored by the processor. If required, it can be retrieved by the exception handler to determine what service is being requested.

Condition flags

This instruction does not change the flags.

```
SVC #0x32 ; Supervisor Call (SVCall handler can extract the immediate value ; by locating it through the stacked PC)
```

PM0264 - Rev 5 page 154/237



3.11.13 TT, TTT, TTA, and TTAT

Test Target (Alternate Domain, Unprivileged).

{op}{cond} Rd, Rn

Where:

op

Is one of:

TT

Test Target (TT) queries the Security state and access permissions of a memory location.

TTT

Test Target Unprivileged (TTT) queries the Security state and access permissions of a memory location for an unprivileged access to that location.

TTA

Test Target Alternate Domain (TTA) queries the Security state and access permissions of a memory location for a nonsecure access to that location. These instructions are only valid when executing in Secure state, and are *undefined* if used from nonsecure state.

TTAT

Test Target Alternate Domain Unprivileged (TTAT) queries the Security state and access permissions of a memory location for a nonsecure and unprivileged access to that location. These instructions are only valid when executing in Secure state, and are undefined if used from nonsecure state.

cond

Is an optional condition code.

Rd

Is the destination general-purpose register into which the status result of the target test is written.

Rn

Is the base register.

Operation

The instruction returns the Security state and access permissions in the destination register, the contents of which are as follows:

Table 44. Security state and access permissions in the destination register

Bits	Name	Description
[7:0]	MREGION	The MPU region that the address maps to. This field is 0 if MRVALID is 0.
[15:8]	-SREGION	. RAZ/WI The SAU region that the address maps to. This field is only valid if the instruction is executed from Secure state. This field is 0 if SRVALID is 0.
[16]	MRVALID	Set to 1 if the MREGION content is valid. Set to 0 if the MREGION content is invalid.
[17]	-SRVALID	. RAZ/WI Set to 1 if the SREGION content is valid. Set to 0 if the SREGION content is invalid.
[18]	R	Read accessibility. Set to 1 if the memory location can be read according to the permissions of the selected MPU when operating in the current mode. For TTT and TTAT, this bit returns the permissions for unprivileged access, regardless of whether the current mode is privileged or unprivileged.
[19]	RW	Read/write accessibility. Set to 1 if the memory location can be read and written according to the permissions of the selected MPU when operating in the current mode.
[31:20]	-	RAZ/WI
[20]	NSR	Equal to R AND NOT S. Can be used with the LSLS (immediate) instruction to check both the MPU and SAU or IDAU permissions. This bit is only valid if the instruction is executed from Secure state and the R field is valid.

PM0264 - Rev 5 page 155/237



Bits	Name	Description
[21]	NSRW	Equal to RW AND NOT S. Can be used with the LSLS (immediate) instruction to check both the MPU and SAU or IDAU permissions. This bit is only valid if the instruction is executed from Secure state and the RW field is valid.
[22]	s	Security. A value of 1 indicates that the memory location is Secure, and a value of 0 indicates that the memory location is nonsecure. This bit is only valid if the instruction is executed from Secure state.
[23]	IRVALID	IREGION valid flag. For a Secure request, indicates the validity of the IREGION field. Set to 1 if the IREGION content is valid. Set to 0 if the IREGION content is invalid. This bit is always 0 if the IDAU cannot provide a region number, the address is exempt from security attribution, or if the requesting TT instruction is executed from the nonsecure state.
[31:24]	IREGION	IDAU region number. Indicates the IDAU region number containing the target address. This field is 0 if IRVALID is 0.

Invalid fields are 0.

The MREGION field is invalid and 0 if any of the following conditions are true:

- The MPU is not present or MPU CTRL.ENABLE is 0.
- The address did not match any enabled MPU regions.
- The address matched multiple MPU regions.
- TT was executed from an unprivileged mode, or TTA is executed and nonsecure state is unprivileged.

The R, RW, NSR, and NSRW bits are invalid and 0 if any of the following conditions are true:

- The address matched multiple MPU regions.
- TT is executed from an unprivileged mode, or TTA is executed and nonsecure state is unprivileged.

3.11.14 UDF

Permanently Undefined.

UDF{cond}.W {#}imm

Where:

imm

Is a:

- 8-bit unsigned immediate, in the range 0 to 255. The PE ignores the value of this constant.
- 16-bit unsigned immediate, in the range 0 to 65535. The PE ignores the value of this constant.

cond

Arm deprecates using any c value other than AL.

Operation

Permanently Undefined generates an Undefined Instruction UsageFault exception.

3.11.15 WFE

Wait For Event.

WFE{cond}

Where:

cond

Is an optional condition code.

Operation

WFE is a hint instruction.

If the event register is 0, WFE suspends execution until one of the following events occurs:

- An exception, unless masked by the exception mask registers or the current priority level.
- An exception enters the Pending state, if SEVONPEND in the System Control Register is set.

PM0264 - Rev 5 page 156/237



- A Debug Entry request, if Debug is enabled.
- An event signaled by a peripheral or another processor in a multiprocessor system using the SEV instruction

If the event register is 1, WFE clears it to 0 and returns immediately.

Condition flags

This instruction does not change the flags.

WFE ; Wait for event

3.11.16 WFI

Wait for Interrupt.

WFI{cond}

Where:

cond

Is an optional condition code.

Operation

WFI is a hint instruction that suspends execution until one of the following events occurs:

- A non-masked interrupt occurs and is taken.
- An interrupt masked by PRIMASK becomes pending.
- A Debug Entry request, if Debug is enabled.

Condition flags

This instruction does not change the flags.

WFI ; Wait for interrupt

3.11.17 YIELD

Yield

YIELD{cond}

Where:

cond

Is an optional condition code.

Operation

YIELD is a hint instruction that enables software with a multithreading capability to indicate to the hardware that a task is being performed, which could be swapped out to improve overall system performance. Hardware can use this hint to suspend and resume multiple code threads if it supports the capability.

Condition flags

This instruction does not change the flags.

YIELD; Suspend task

3.12 Memory access instructions

Table 45 shows the memory access instructions:

PM0264 - Rev 5 page 157/237



Table 45. Memory access instructions

Mnemonic	Brief description	See
ADR	Generate PC-relative address	Section 3.12.1: ADR
CLREX	Clear Exclusive	Section 3.12.12: CLREX
LDM{mode}	Load Multiple registers	Section 3.12.6: LDM and STM
LDA{type}	Load-Acquire	Section 3.12.9: LDA and STL
LDAEX	Load-Acquire Exclusive	Section 3.12.11: LDAEX and STLEX
LDR{type}	Load Register using immediate offset	Section 3.12.2: LDR and STR, immediate offset
LDR{type}	Load Register using register offset	Section 3.12.3: LDR and STR, register offset
LDR{type}T	Load Register with unprivileged access	Section 3.12.4: LDR and STR, unprivileged
LDR	Load Register using PC-relative address	Section 3.12.5: LDR, PC-relative
LDRD	Load Register Dual	Section 3.12.2: LDR and STR, immediate offset
LDREX{type}	Load Register Exclusive	Section 3.12.10: LDREX and STREX
PLD	Preload Data.	Section 3.12.7: PLD
POP	Pop registers from stack	Section 3.12.8: PUSH and POP
PUSH	Push registers onto stack	Section 3.12.8: PUSH and POP
STL{mode}	Store-Release	Section 3.12.9: LDA and STL
STLEX	Store Release Exclusive	Section 3.12.11: LDAEX and STLEX
STM{mode}	Store Multiple registers	Section 3.12.6: LDM and STM
STR{type}	Store Register using immediate offset	Section 3.12.2: LDR and STR, immediate offset
STR{type}	Store Register using register offset	Section 3.12.3: LDR and STR, register offset
STR{type}T	Store Register with unprivileged access	Section 3.12.4: LDR and STR, unprivileged
STREX{type}	Store Register Exclusive	Section 3.12.10: LDREX and STREX

3.12.1 ADR

Generate PC-relative address.

ADR{cond} Rd, label

Where:

cond

Is an optional condition code.

Rd

Is the destination register.

label

Is a PC-relative expression.

Operation

ADR generates an address by adding an immediate value to the PC, and writes the result to the destination register.

ADR provides the means by which position-independent code can be generated, because the address is PC-relative.

If you use ADR to generate a target address for a BX or BLX instruction, you must ensure that bit[0] of the address you generate is set to 1 for correct execution.

Values of *label* must be within the range of −4095 to +4095 from the address in the PC.

PM0264 - Rev 5 page 158/237



Note:

You might have to use the $\cdot w$ suffix to get the maximum offset range or to generate addresses that are not word-aligned.

Restrictions

Rd must not be SP and must not be PC.

Condition flags

This instruction does not change the flags.

```
ADR R1, TextMessage ; Write address value of a location labelled as ; TextMessage to R1.
```

3.12.2 LDR and STR, immediate offset

Load and Store with immediate offset, pre-indexed immediate offset, or post-indexed immediate offset.

```
op\{type\}\{cond\}\ Rt,\ [Rn\ \{,\#offset\}]\ ;\ immediate\ offset\\ op\{type\}\{cond\}\ Rt,\ [Rn,\#offset]!\ ;\ pre-indexed\\ op\{type\}\{cond\}\ Rt,\ [Rn],\#offset\ ;\ post-indexed\\ opD\{cond\}\ Rt,\ Rt2,\ [Rn\ \{,\#offset\}]\ ;\ immediate\ offset,\ two\ words\\ opD\{cond\}\ Rt,\ Rt2,\ [Rn,\#offset]!\ ;\ pre-indexed,\ two\ words\\ opD\{cond\}\ Rt,\ Rt2,\ [Rn],\#offset\ ;\ post-indexed,\ two\ words\\ Where:
```

op

Is one of:

LDR

Load Register.

STR

Store Register.

type

Is one of:

В

Unsigned byte, zero extend to 32 bits on loads.

SB

Signed byte, sign extend to 32 bits (LDR only).

н

Unsigned halfword, zero extend to 32 bits on loads.

SH

Signed halfword, sign extend to 32 bits (LDR only).

-

Omit, for word.

cond

Is an optional condition code.

Rt

Is the register to load or store.

Rn

Is the register on which the memory address is based.

PM0264 - Rev 5 page 159/237



offset

Is an offset from Rn. If offset is omitted, the address is the contents of Rn.

Rt2

Is the additional register to load or store for two-word operations.

Operation

LDR instructions load one or two registers with a value from memory.

STR instructions store one or two register values to memory.

Load and store instructions with immediate offset can use the following addressing modes:

Offset addressing

The offset value is added to or subtracted from the address obtained from the register Rn. The result is used as the address for the memory access. The register Rn is unaltered. The assembly language syntax for this mode is:

[Rn, #offset]

Pre-indexed addressing

The offset value is added to or subtracted from the address obtained from the register *Rn*. The result is used as the address for the memory access and written back into the register *Rn*. The assembly language syntax for this mode is:

[Rn, #offset]!

Post-indexed addressing

The address obtained from the register Rn is used as the address for the memory access. The offset value is added to or subtracted from the address, and written back into the register Rn. The assembly language syntax for this mode is:

[Rn], #offset

The value to load or store can be a byte, halfword, word, or two words. Bytes and halfwords can either be signed or unsigned.

The following table shows the ranges of offset for immediate, pre-indexed and post-indexed forms.

Table 46. Offset ranges

Instruction type	Immediate offset	Pre-indexed	Post-indexed
Word, halfword, signed halfword, byte, or signed byte	-255 to 4095	-255 to 255	-255 to 255
IWO Words		multiple of 4 in the range -1020 to 1020	multiple of 4 in the range -1020 to 1020

Restrictions

For load instructions:

- Rt can be SP or PC for word loads only.
- Rt must be different from Rt2 for two-word loads.
- Rn must be different from Rt and Rt2 in the pre-indexed or post-indexed forms.

When Rt is PC in a word load instruction:

- Bit[0] of the loaded value must be 1 for correct execution.
- A branch occurs to the address created by changing bit[0] of the loaded value to 0.
- If the instruction is conditional, it must be the last instruction in the IT block.

For store instructions:

- Rt can be SP for word stores only.
- Rt must not be PC.
- Rn must not be PC.
- Rn must be different from Rt and Rt2 in the pre-indexed or post-indexed forms.

PM0264 - Rev 5 page 160/237



Condition flags

These instructions do not change the flags.

```
R8, [R10]
                               ; Loads R8 from the address in R10.
LDRNE
       R2, [R5, #960]!
                              ; Loads (conditionally) R2 from a word
                               ; 960 bytes above the address in R5, and
                               ; increments R5 by 960.
STR
        R2, [R9, #const-struc] ; const-struc is an expression evaluating
                              ; to a constant in the range 0-4095.
       R3, [R4], #4
STRH
                               ; Store R3 as halfword data into address in
                              ; R4, then increment R4 by 4.
TIDRD
       R8, R9, [R3, \#0x20] ; Load R8 from a word 32 bytes above the
                               ; address in R3, and load R9 from a word 36
                               ; bytes above the address in R3.
STRD
       RO, R1, [R8], #-16
                              ; Store R0 to address in R8, and store R1 to
                               ; a word 4 bytes above the address in R8,
                               ; and then decrement R8 by 16.
```

3.12.3 LDR and STR, register offset

Load and Store with register offset.

 $op\{type\}\{cond\}$ Rt, [Rn, Rm {, LSL #n}]

Where:

op

Is one of:

LDR

Load Register.

STR

Store Register.

type

Is one of:

В

Unsigned byte, zero extend to 32 bits on loads.

SB

Signed byte, sign extend to 32 bits (LDR only).

Н

Unsigned halfword, zero extend to 32 bits on loads.

SH

Signed halfword, sign extend to 32 bits (LDR only).

٠.

omit, for word.

cond

Is an optional condition code.

Rt

Is the register to load or store.

Rn

Is the register on which the memory address is based.

Rm

Is a register containing a value to be used as the offset.

PM0264 - Rev 5 page 161/237



LSL #n

Is an optional shift, with *n* in the range 0-3.

Operation

LDR instructions load a register with a value from memory.

STR instructions store a register value into memory.

The memory address to load from or store to is at an offset from the register Rn. The offset is specified by the register Rm and can be shifted left by up to 3 bits using LSL.

The value to load or store can be a byte, halfword, or word. For load instructions, bytes and halfwords can either be signed or unsigned.

Restrictions

In these instructions:

- Rn must not be PC.
- Rm must not be SP and must not be PC.
- Rt can be SP only for word loads and word stores.
- Rt can be PC only for word loads.

When Rt is PC in a word load instruction:

- Bit[0] of the loaded value must be 1 for correct execution, and a branch occurs to this halfword-aligned address.
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition flags

These instructions do not change the flags.

```
STR R0, [R5, R1] ; Store value of R0 into an address equal to ; sum of R5 and R1.

LDRSB R0, [R5, R1, LSL #1] ; Read byte value from an address equal to ; sum of R5 and two times R1, sign extended it ; to a word value and put it in R0.

STR R0, [R1, R2, LSL #2] ; Stores R0 to an address equal to sum of R1 ; and four times R2.
```

3.12.4 LDR and STR, unprivileged

Load and Store with unprivileged access.

```
op\{type\}T\{cond\} Rt, [Rn {, #offset}]
```

Where:

op

Is one of:

LDR

Load Register.

STR

Store Register.

PM0264 - Rev 5 page 162/237



type

Is one of:

В

Unsigned byte, zero extend to 32 bits on loads.

SB

Signed byte, sign extend to 32 bits (LDR only).

Н

Unsigned halfword, zero extend to 32 bits on loads.

SH

Signed halfword, sign extend to 32 bits (LDR only).

_

Omit, for word.

cond

Is an optional condition code.

Rt

Is the register to load or store.

Rn

Is the register on which the memory address is based.

offset

Is an immediate offset from Rn and can be 0 to 255. If offset is omitted, the address is the value in Rn.

Operation

These load and store instructions perform the same function as the memory access instructions with immediate offset. The difference is that these instructions have only unprivileged access even when used in privileged software.

When used in unprivileged software, these instructions behave in exactly the same way as normal memory access instructions with immediate offset.

Restrictions

In these instructions:

- Rn must not be PC.
- Rt must not be SP and must not be PC.

Condition flags

These instructions do not change the flags.

```
STRBTEQ R4, [R7] ; Conditionally store least significant byte in ; R4 to an address in R7, with unprivileged access.

LDRHT R2, [R2, #8] ; Load halfword value from an address equal to ; sum of R2 and 8 into R2, with unprivileged access.
```

3.12.5 LDR, PC-relative

Load register from memory.

LDR{type}{cond} Rt, label

LDRD{cond} Rt, Rt2, label; Load two words

Where:

PM0264 - Rev 5 page 163/237



type

Is one of:

В

Unsigned byte, zero extend to 32 bits.

SB

Signed byte, sign extend to 32 bits.

н

Unsigned halfword, zero extend to 32 bits.

SH

Signed halfword, sign extend to 32 bits.

-

Omit, for word.

cond

Is an optional condition code.

Rt

Is the register to load or store.

Rt2

Is the second register to load or store.

label

Is a PC-relative expression.

Operation

LDR loads a register with a value from a PC-relative memory address. The memory address is specified by a label or by an offset from the PC.

The value to load or store can be a byte, halfword, or word. For load instructions, bytes and halfwords can either be signed or unsigned.

label must be within a limited range of the current instruction. The following table shows the possible offsets between *label* and the PC.

Table 47. Offset ranges

Instruction type	Offset range
Word, halfword, signed halfword, byte, signed byte	-4095 to 4095
Two words	-1020 to 1020

Note: You might have to use the $\ .\ \ \mathbb{W}$ suffix to get the maximum offset range.

Restrictions

In these instructions:

- Rt can be SP or PC only for word loads.
- Rt2 must not be SP and must not be PC.
- Rt must be different from Rt2.

When Rt is PC in a word load instruction:

- Bit[0] of the loaded value must be 1 for correct execution, and a branch occurs to this halfword-aligned address.
- If the instruction is conditional, it must be the last instruction in the IT block.

PM0264 - Rev 5 page 164/237



Condition flags

These instructions do not change the flags.

```
LDR R0, LookUpTable ; Load R0 with a word of data from an address ; labelled as LookUpTable.

LDRSB R7, localdata ; Load a byte value from an address labelled ; as localdata, sign extend it to a word ; value, and put it in R7.
```

3.12.6 LDM and STM

Load and Store Multiple registers.

```
op{addr_mode}{cond} Rn{!}, reglist
```

Where:

op

Is one of:

LDM

Load Multiple registers.

STM

Store Multiple registers.

addr_mode

Is any one of the following:

IA

Increment address After each access. This is the default.

DB

Decrement address Before each access.

cond

Is an optional condition code.

Rn

Is the register on which the memory addresses are based.

Is an optional write-back suffix. If ! is present the final address, that is loaded from or stored to, is written back into *Rn*.

reglist

Is a list of one or more registers to be loaded or stored, enclosed in braces. It can contain register ranges. It must be comma separated if it contains more than one register or register range.

LDMIA and LDMFD are synonyms for LDM. LDMFD refers to its use for popping data from Full Descending stacks.

LDMEA is a synonym for LDMDB, and refers to its use for popping data from Empty Ascending stacks.

STMIA and STMEA are synonyms for STM. STMEA refers to its use for pushing data onto Empty Ascending stacks.

STMFD is a synonym for STMDB, and refers to its use for pushing data onto Full Descending stacks.

Operation

LDM instructions load the registers in *reglist* with word values from memory addresses based on *Rn*. STM instructions store the word values in the registers in *reglist* to memory addresses based on *Rn*.

PM0264 - Rev 5 page 165/237



For LDM, LDMIA, LDMFD, STM, STMIA, and STMEA the memory addresses used for the accesses are at 4-byte intervals ranging from Rn to Rn + 4 * (n-1), where n is the number of registers in *reglist*. The accesses happens in order of increasing register numbers, with the lowest numbered register using the lowest memory address and the highest number register using the highest memory address. If the write-back suffix is specified, the value of Rn + 4 * (n-1) is written back to Rn.

For LDMDB, LDMEA, STMDB, and STMFD the memory addresses used for the accesses are at 4-byte intervals ranging from Rn to Rn - 4 * (n-1), where n is the number of registers in *reglist*. The accesses happen in order of decreasing register numbers, with the highest numbered register using the highest memory address and the lowest number register using the lowest memory address. If the write-back suffix is specified, the value of Rn - 4 * (n-1) is written back to Rn.

The PUSH and POP instructions can be expressed in this form.

Restrictions

In these instructions:

- Rn must not be PC.
- reglist must not contain SP.
- In any STM instruction, reglist must not contain PC.
- In any LDM instruction, reglist must not contain PC if it contains LR.
- reglist must not contain Rn if you specify the write-back suffix.

When PC is in reglist in an LDM instruction:

- Bit[0] of the value loaded to the PC must be 1 for correct execution, and a branch occurs to this halfwordaligned address
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition flags

These instructions do not change the flags.

```
LDM R8, {R0,R2,R9} ; LDMIA is a synonym for LDM. STMDB R1!, {R3-R6,R11,R12}
```

Incorrect examples

```
STM R5!, {R5,R4,R9} ; Value stored for R5 is unpredictable.

LDM R2, {} ; There must be at least one register in the list.
```

3.12.7 PLD

Preload Data.

```
PLD{cond} [Rn {, #imm}] ; Immediate
PLD{cond} [Rn, Rm {, LSL #shift}] ; Register
PLD{cond} label; Literal
Where:
```

cond

Is an optional condition code.

Rn

Is the base register.

imm

Is the + or - immediate offset used to form the address. This offset can be omitted, meaning an offset of 0.

Rm

Is the optionally shifted offset register.

PM0264 - Rev 5 page 166/237



shift

Specifies the shift to apply to the value read from <Rm>, in the range 0-3. If this option is omitted, a shift by 0 is assumed.

label

The label of the literal item that is likely to be accessed in the near future.

Operation

PLD signals the memory system that data memory accesses from a specified address are likely in the near future. If the address is cacheable then the memory system responds by pre-loading the cache line containing the specified address into the data cache. If the address is not cacheable, or the data cache is disabled, this instruction behaves as no operation.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

3.12.8 PUSH and POP

Push registers onto, and pop registers off a full-descending stack.

PUSH{cond} reglist
POP{cond} reglist
Where:

cond

Is an optional condition code.

reglist

Is a non-empty list of registers, enclosed in braces. It can contain register ranges. It must be comma separated if it contains more than one register or register range.

PUSH and POP are synonyms for STMDB and LDM (or LDMIA) with the memory addresses for the access based on SP, and with the final address for the access written back to the SP. PUSH and POP are the preferred mnemonics in these cases.

Operation

PUSH stores registers on the stack, with the lowest numbered register using the lowest memory address and the highest numbered register using the highest memory address.

POP loads registers from the stack, with the lowest numbered register using the lowest memory address and the highest numbered register using the highest memory address.

PUSH uses the value in the SP register minus four as the highest memory address, POP uses the value in the SP register as the lowest memory address, implementing a full-descending stack. On completion, PUSH updates the SP register to point to the location of the lowest store value, POP updates the SP register to point to the location above the highest location loaded.

If a POP instruction includes PC in its reglist, a branch to this location is performed when the POP instruction has completed. Bit[0] of the value read for the PC is used to update the APSR T-bit. This bit must be 1 to ensure correct operation.

Restrictions

In these instructions:

- reglist must not contain SP.
- For the PUSH instruction, reglist must not contain PC.
- For the POP instruction, reglist must not contain PC if it contains LR.

PM0264 - Rev 5 page 167/237



When PC is in reglist in a POP instruction:

- Bit[0] of the value loaded to the PC must be 1 for correct execution, and a branch occurs to this halfwordaligned address.
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition flags

These instructions do not change the flags.

```
PUSH {R0,R4-R7}; Push R0,R4,R5,R6,R7 onto the stack

PUSH {R2,LR}; Push R2 and the link-register onto the stack

POP {R0,R6,PC}; Pop r0,r6 and PC from the stack, then branch to the new PC.
```

3.12.9 LDA and STL

Load-Acquire and Store-Release.

op{type}{cond} Rt, [Rn]

Where:

op

Is one of:

LDA

Load-Acquire Register.

STL

Store-Release Register.

type

Is one of:

В

Unsigned byte, zero extend to 32 bits on loads.

Н

Unsigned halfword, zero extend to 32 bits on loads..

cond

Is an optional condition code.

Rt

Is the register to load or store.

Rn

Is the register on which the memory address is based.

Operation

LDA, LDAB, and LDAH loads word, byte, and halfword data respectively from a memory address. If any loads or stores appear after a load-acquire in program order, then all observers are guaranteed to observe the load-acquire before observing the loads and stores. Loads and stores appearing before a load-acquire are unaffected. STL, STLB, and STLH stores word, byte, and halfword data respectively to a memory address. If any loads or stores appear before a store-release in program order, then all observers are guaranteed to observe the loads and stores before observing the store-release. Loads and stores appearing after a store-release are unaffected. In addition, if a store-release is followed by a load-acquire, each observer is guaranteed to observe them in program order.

There is no requirement that a load-acquire and store-release be paired.

PM0264 - Rev 5 page 168/237



All store-release operations are multi-copy atomic, meaning that in a multiprocessing system, if one observer observes a write to memory because of a store-release operation, then all observers observe it. Also, all observers observe all such writes to the same location in the same order.

Restrictions

The address specified must be naturally aligned, or an alignment fault is generated.

The PC must not use SP for Rt.

Condition flags

These instructions do not change the flags.

3.12.10 LDREX and STREX

Load and Store Register Exclusive.

 ${\tt LDREX\{cond\}\ Rt, [Rn\ \{, \#offset\}]}$

STREX{cond} Rd, Rt, [Rn {, #offset}]

LDREXB{cond} Rt, [Rn]

STREXB{cond} Rd, Rt, [Rn]

LDREXH{cond} Rt, [Rn]

STREXH{cond} Rd, Rt, [Rn]

Where:

cond

Is an optional condition code.

Rd

Is the destination register for the returned status.

Rt

Is the register to load or store.

Rn

Is the register on which the memory address is based.

offset

Is an optional offset applied to the value in Rn. If offset is omitted, the address is the value in Rn.

Operation

LDREX, LDREXB, and LDREXH load a word, byte, and halfword respectively from a memory address.

STREX, STREXB, and STREXH attempt to store a word, byte, and halfword respectively to a memory address. The address used in any Store-Exclusive instruction must be the same as the address in the most recently executed Load-exclusive instruction. The value stored by the Store-Exclusive instruction must also have the same data size as the value loaded by the preceding Load-exclusive instruction. This means software must always use a Load-exclusive instruction and a matching Store-Exclusive instruction to perform a synchronization operation.

If a Store-Exclusive instruction performs the store, it writes 0 to its destination register. If it does not perform the store, it writes 1 to its destination register. If the Store-Exclusive instruction writes 0 to the destination register, it is guaranteed that no other process in the system has accessed the memory location between the Load-exclusive and Store-Exclusive instructions.

For reasons of performance, keep the number of instructions between corresponding Load-Exclusive and Store-Exclusive instruction to a minimum.

Note:

The result of executing a Store-Exclusive instruction to an address that is different from that used in the preceding Load-Exclusive instruction is unpredictable.

Restrictions

In these instructions:

Do not use PC.

PM0264 - Rev 5 page 169/237



- Do not use SP for Rd and Rt.
- For STREX, Rd must be different from both Rt and Rn.
- The value of offset must be a multiple of four in the range 0-1020.

Condition flags

These instructions do not change the flags.

```
R1, #0x1
                              ; Initialize the 'lock taken' value
try
   LDREX
          R0, [LockAddr]
                             ; Load the lock value
          R0, #0
                             ; Is the lock free?
   CMP
                             ; IT instruction for STREXEQ and CMPEQ
   ITT
          ΕQ
   STREXEQ R0, R1, [LockAddr] ; Try and claim the lock
   CMPEQ R0, #0
                             ; Did this succeed?
   BNE
           trv
                             ; No - try again
                              ; Yes - we have the lock.
```

3.12.11 LDAEX and STLEX

Load-Acquire and Store Release Exclusive.

```
op{type} Rt, [Rn]
```

Where:

op

Is one of:

LDAEX

Load Register.

STLEX

Store Register.

type

Is one of:

В

Unsigned byte, zero extend to 32 bits on loads.

Н

Unsigned halfword, zero extend to 32 bits on loads..

cond

is an optional condition code.

Rd

is the destination register for the returned status.

Rt

is the register to load or store.

Rn

is the register on which the memory address is based.

Operation

Load Register Exclusive calculates an address from a base register value and an immediate offset, loads a word from memory, writes it to a register and:

- If the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing core in a global monitor.
- Causes the core that executes to indicate an active exclusive access in the local monitor.

PM0264 - Rev 5 page 170/237



0

• If any loads or stores appear after LDAEX in program order, then all observers are guaranteed to observe the LDAEX before observing the loads and stores. Loads and stores appearing before LDAEX are unaffected.

Store Register Exclusive calculates an address from a base register value and an immediate offset, and stores a word from a register to memory If the executing core has exclusive access to the memory addressed:

• Rd is the destination general-purpose register into which the status result of the store exclusive is written, encoded in the Rd field. The value returned is:

If the operation updates memory.

If the operation fails to update memory.

• If any loads or stores appear before STLEX in program order, then all observers are guaranteed to observe the loads and stores before observing the store-release. Loads and stores appearing after STLEX are unaffected.

Note: All store-release operations are multi-copy atomic.

Restrictions

In these instructions:

- Do not use PC.
- Do not use SP for Rd and Rt.
- For STLEX, Rd must be different from both Rt and Rn.

Condition flags

These instructions do not change the flags.

```
lock

MOV R1, #0x1 ; Initialize the 'lock taken' value try

LDAEX R0, [LockAddr] ; Load the lock value

CMP R0, #0 ; Is the lock free?

BNE try ; No - try again

STREX R0, R1, [LockAddr] ; Try and claim the lock

CMP R0, #0 ; Did this succeed?

BNE try ; No - try again

; Yes - we have the lock.

unlock

MOV r1, #0

STL r1, [r0]
```

3.12.12 CLREX

Clear Exclusive.

CLREX{cond}

Where:

cond

Is an optional condition code.

Operation

Use CLREX to make the next STREX, STREXB, or STREXH instruction write 1 to its destination register and fail to perform the store. CLREX enables compatibility with other Arm Cortex processors that have to force the failure of the store exclusive if the exception occurs between a load-exclusive instruction and the matching store-exclusive instruction in a synchronization operation. In Cortex-M processors, the local exclusive access monitor clears automatically on an exception boundary, so exception handlers using CLREX are optional.

Condition flags

This instruction does not change the flags.

PM0264 - Rev 5 page 171/237



CLREX

PM0264 - Rev 5 page 172/237



4 Cortex[®]-M33 peripherals

4.1 About the Cortex®-M33 peripherals

The address map of the Private peripheral bus (PPB) is:

Table 48. Core peripheral register regions

Address	Core peripheral	Description
0xE000E000-0xE000E00F		Includes the Interrupt Controller Type and Auxiliary Control registers
0xE000ED00-0xE000ED8F	System control and ID registers	Section 4.3: System Control Block
0xE000EDF0-0xE000EEFF		Debug registers in the SCS
0xE000EF00-0xE000EF8F		Includes the SW Trigger Interrupt Register
0xE000E010-0xE000E0FF	System timer	Section 4.4: System timer, SysTick
0xE000E100-0xE000ECFF	Nested Vectored Interrupt Controller registers	Section 4.2: Nested Vectored Interrupt Controller
0xE000ED00-0xE000EDEF	Security Attribution Unit	Section 4.5.1: Security Attribution Unit
0xE000ED90-0xE000EDB8	Memory Protection Unit	Section 4.5.9: Memory Protection Unit
0xE000EF30-0xE000EF44	Floating-Point Unit	Section 4.6: Floating-Point Unit

^{1.} Software can read the MPU Type Register at 0xE000ED90 to test for the presence of a Memory Protection Unit (MPU).

• The register type is described as follows:

RW Read and write.
RO Read-only.
WO Write-only.
RAZ Read As Zero.
WI Write Ignored.

The required privilege gives the privilege level that is required to access the register, as follows:

Privileged

Only privileged software can access the register.

Unprivileged

Both unprivileged and privileged software can access the register.

• The peripheral registers are banked in Secure and nonsecure state. The nonsecure registers can be accessed in Secure state by using an aliased address at offset 00020000 from the normal register address. The alias locations are always RAZ/WI if accessed from nonsecure state.

Note: Attempting to access a privileged register from unprivileged software results in a BusFault.

4.2 Nested Vectored Interrupt Controller

This section describes the *Nested Vectored Interrupt Controller* (NVIC) and the registers it uses. The NVIC supports:

- 1-480 interrupts.
- A programmable priority level of 0-255. A higher level corresponds to a lower priority, so level 0 is the
 highest interrupt priority. In nonsecure state, the priority also depends on the value of AIRCR.PRIS.A
 programmable priority level of 0-255. A higher level corresponds to a lower priority, so level 0 is the highest
 interrupt priority.
- Level and pulse detection of interrupt signals.
- Interrupt tail-chaining.
- An external Non-Maskable Interrupt (NMI).

PM0264 - Rev 5 page 173/237



Late arriving interrupts.

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead. This provides low latency exception handling.

The following table shows the hardware implementation of NVIC registers. In an implementation with the Security Extension, register fields that are associated with interrupts designated as Secure in the ITNS register are always RAZ/WI if accessed from nonsecure state.

Address	Name	Туре	Required privilege	Reset value	Description
0xE000E100-0xE000E13C	NVIC_ISER0- NVIC_ISER15	RW	Privileged	0x00000000	Section 4.2.2: Interrupt Set Enable Registers
0XE000E180-0xE000E1BC	NVIC_ICER0- NVIC_ICER15	RW	Privileged	0x00000000	Section 4.2.3: Interrupt Clear Enable Registers
0XE000E200-0xE000E23C	NVIC_ISPR0- NVIC_ISPR15	RW	Privileged	0x00000000	Section 4.2.4: Interrupt Set Pending Registers - Cortex- M33
0XE000E280-0xE000E2BC	NVIC_ICPR0- NVIC_ICPR15	RW	Privileged	0x00000000	Section 4.2.8: Interrupt Clear Pending Registers
0xE000E300-0xE000E33C	NVIC_IABR0- NVIC_IABR15	RW	Privileged	0x00000000	Section 4.2.5: Interrupt Active Bit Registers
0xE000E380-0xE000E3BC	NVIC_ITNS0- NVIC_ITNS15	RW ⁽¹⁾	Privileged	0x00000000	Section 4.2.6: Interrupt Target nonsecure Registers.
0xE000E400-0xE000E5DC	NVIC_IPR0- NVIC_IPR119	RW	Privileged	0x00000000	Section 4.2.7: Interrupt Priority Registers
0xE000EF00	STIR	wo	Configurable ⁽²⁾	0x00000000	Section 4.2.9: Software Trigger Interrupt Register

Table 49. NVIC registers summary

4.2.1 Accessing the NVIC registers using CMSIS

CMSIS functions enable software portability between different Cortex-M profile processors. To access the NVIC registers when using CMSIS, use the following functions:

Table 50. CMSIS access NVIC functions

CMSIS function	Description
<pre>void NVIC_SetPriorityGrouping (uint32_t PriorityGroup)</pre>	Set priority grouping
uint32_t NVIC_GetPriorityGrouping (void)	Read the priority grouping
void NVIC_EnableIRQ (IRQn_Type IRQn)	Enable a device-specific interrupt
uint32_t NVIC_GetEnableIRQ (IRQn_Type IRQn)	Get a device-specific interrupt enable status.
void NVIC_DisableIRQ (IRQn_Type IRQn)	Disable a device-specific interrupt
uint32_t NVIC_GetPendingIRQ (IRQn_Type IRQn)	Get the pending device-specific interrupt
<pre>void NVIC_SetPendingIRQ (IRQn_Type IRQn)</pre>	Set a device-specific interrupt to pending
void NVIC_ClearPendingIRQ (IRQn_Type IRQn)	Clear a device-specific interrupt from pending
uint32_t NVIC_GetActive (IRQn_Type IRQn)	Get the device-specific interrupt active
<pre>void NVIC_SetPriority (IRQn_Type IRQn, uint32_t priority)</pre>	Set the priority for an interrupt

PM0264 - Rev 5 page 174/237

^{1.} ITNS is RAZ/WI from the nonsecure state.

^{2.} See the register description for more information.



CMSIS function	Description
uint32_t NVIC_GetPriority (IRQn_Type IRQn)	Get the priority of an interrupt
<pre>uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</pre>	Encodes priority
<pre>void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)</pre>	Decode the interrupt priority
uint32_t NVIC_GetVector (IRQn_Type IRQn)	Read interrupt vector
<pre>void NVIC_SetVector (IRQn_Type IRQn, uint32_t vector)</pre>	Modify interrupt vector
void NVIC_SystemReset (void)	Reset the system
uint32_t NVIC_GetTargetState (IRQn_Type IRQn)	Get interrupt target state
uint32_t NVIC_SetTargetState (IRQn_Type IRQn	Set interrupt target state
uint32_t NVIC_ClearTargetState (IRQn_Type IRQn)	Clear interrupt target state

Note:

The input parameter IRQn is the IRQ number. For more information on CMSIS NVIC functions, see http://armsoftware.github.io/CMSIS_5/Core/html/group__NVIC__gr.html

4.2.2 Interrupt Set Enable Registers

The NVIC_ISER0-NVIC_ISER15 registers enable interrupts, and show which interrupts are enabled.

See the register summary in Section 4.2: Nested Vectored Interrupt Controller for the register attributes.

These registers are not banked between Security states. The register bits can be RAZ/WI depending on the value of NVIC_ITNS.

The bit assignments are:




Table 51. NVIC_ISERn bit assignments

Bits	Name	Function		
		Interrupt set-enable bits. Write:	For SETENA[m] in NVIC_ISERn, allows interrupt 32n + m to be accessed.	
		0	No effect.	
[31:0]	SETENA.	1	Enable interrupt 32n+m.	
		Read:		
		0	Interrupt 32n+m disabled.	
		1	Interrupt 32n+m enabled.	

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

The register bits can be RAZ/WI depending on the value of NVIC ITNS

PM0264 - Rev 5 page 175/237



4.2.3 Interrupt Clear Enable Registers

The NVIC_ICER0-NVIC_ICER15 registers disable interrupts, and show which interrupts are enabled.

See the register summary in Section 4.2: Nested Vectored Interrupt Controller for the register attributes.

The register bits can be RAZ/WI from nonsecure state depending on the value of NVIC_ITNS.

These registers are not banked between Security states.

The bit assignments are:



Table 52. NVIC_ICERn bit assignments

Bits	Name	Function		
			ss. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed.	
		Write:		
		0	No effect.	
[31:0] CLRENA 1 Disable interrupt 32n+m.		Disable interrupt 32n+m.		
		Read:		
		0	Interrupt 32n+m disabled.	
		1	Interrupt 32n+m enabled.	

4.2.4 Interrupt Set Pending Registers - Cortex-M33

The NVIC_ISPR0-NVIC_ISPR15 registers force interrupts into the pending state, and shows which interrupts are pending.

See the register summary in Section 4.2: Nested Vectored Interrupt Controller for the register attributes.

The register bits can be RAZ/WI from nonsecure state depending on the value of NVIC_ITNS.

These registers are not banked between Security states.

The bit assignments are:




Table 53. NVIC_ISPRn bit assignments

Bits	Name	Function	
		Interrupt set-pending bit	s. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed.
		Write:	
		0	No effect.
[31:0]	SETPEND	1	Pend interrupt 32n + m.
		Read:	
		0	Interrupt 32n + m is not pending.
		1	Interrupt 32n + m pending.

PM0264 - Rev 5 page 176/237



Note: Writing 1 to ti

Writing 1 to the NVIC_ISPR bit corresponding to:

- An interrupt that is pending has no effect.
- A disabled interrupt sets the state of that interrupt to pending.

4.2.5 Interrupt Active Bit Registers

The NVIC IABR0-NVIC IABR15 registers indicate the active state of each interrupt.

See the register summary in Section 4.2: Nested Vectored Interrupt Controller for the register attributes.

The register bits can be RAZ/WI depending on the value of NVIC ITNS.

These registers are not banked between Security states.

The bit assignments are:




Table 54. NVIC_IABRn bit assignments

Bits	Name	Function
		Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m.
[31:0]	ACTIVE	The interrupt is not active.
		1 The interrupt is active.

4.2.6 Interrupt Target nonsecure Registers

The NVIC_ITNS0-NVIC_ITNS15 determine, for each group of 32 interrupts, whether each interrupt targets nonsecure or Secure state. Otherwise, This register is RAZ/WI

See the register summary in Section 4.2: Nested Vectored Interrupt Controller for the register attributes.

This register is accessible from Secure state only.

The bit assignments are:




Table 55. NVIC_ITNSn bit assignments

Bits	Name	Function	
	ITNS	Interrupt Targets nonsecure bits. For ITNS[m] in NVIC_ITNSn, this field indicates and allows modification of the target Security state for interrupt 32n+m.	
[31:0]		The interrupt targets Secure state.	
		The interrupt targets nonsecure state.	

4.2.7 Interrupt Priority Registers

The NVIC_IPR0-NVIC_IPR119 registers provide an 8-bit priority field for each interrupt. These registers are word, halfword, and byte accessible.

See the register summary in Section 4.2: Nested Vectored Interrupt Controller for their attributes.

Each register holds four priority fields as shown:

PM0264 - Rev 5 page 177/237






Table 56. NVIC_IPRn bit assignments

Bits	Name	Function
[31:24]	Priority, byte offset 3	
[23:16]	Priority, byte offset 2	Each priority field holds a priority value. The priority depends on the value of PRIS for exceptions targeting the nonsecure state. If the processor implements fewer than 8 bits of priority, then the least significant bits of this field are <i>res0</i> . Each priority field holds a priority value. The lower the value, the greater the priority of the corresponding interrupt. If the processor implements fewer than 8 bits of priority, then the least significant bits of this field are <i>res0</i> .
[15:8]	Priority, byte offset 1	
[7:0]	Priority, byte offset 0	

See Section 4.2.1: Accessing the NVIC registers using CMSIS for more information about the access to the interrupt priority array, which provides the software view of the interrupt priorities.

Find the NVIC_IPR number and byte offset for interrupt *M* as follows:

- The corresponding NVIC_IPR number, N, is given by N = M DIV 4.
- The byte offset of the required Priority field in this register is *M* MOD 4, where:
 - Byte offset 0 refers to register bits[7:0].
 - Byte offset 1 refers to register bits[15:8].
 - Byte offset 2 refers to register bits[23:16].
 - Byte offset 3 refers to register bits[31:24].

Priority values depend on the value of PRIS.

The register bits can be RAZ/WI depending on the value of NVIC_ITNS.

These registers are not banked between Security states.

4.2.8 Interrupt Clear Pending Registers

The NVIC_ICPR0-NVIC_ICPR15 registers remove the pending state from interrupts, and shows which interrupts are pending.

See the register summary in Section 4.2: Nested Vectored Interrupt Controller for the register attributes.

The register bits can be RAZ/WI depending on the value of NVIC_ITNS.

These registers are not banked between Security states.

The bit assignments are:

PM0264 - Rev 5 page 178/237






Table 57. NVIC_ICPRn bit assignments

Bits	Name	Function	
		Interrupt clear-pending b	pits.
		Write:	
		0	No effect.
[31:0]	CLRPEND	1	Clear pending state of interrupt 32n + m.
		Read:	
		0	Interrupt 32n + m is not pending.
		1	Interrupt 32n + m is pending.

Note: Writing 1 to an NVIC_ICPR bit does not affect the active state of the corresponding interrupt.

4.2.9 Software Trigger Interrupt Register

Write to the STIR to generate an interrupt from software.

When the USERSETMPEND bit in the CCR is set to 1, unprivileged software can access the STIR.

Note: Only privileged software can enable unprivileged access to the STIR.

See Section 4.2: Nested Vectored Interrupt Controller for the register attributes.

This register is not banked between Security states.

The bit assignments are:



Table 58. STIR bit assignments

Bits	Field	Function
[31:9]	-	Reserved, res0.
[8:0]	INTID	Interrupt ID of the interrupt to trigger, in the range 0-479. For example, a value of 0×03 specifies interrupt IRQ3.

4.2.10 Level-sensitive and pulse interrupts

The processor supports both level-sensitive and pulse interrupts. Pulse interrupts are also described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR accesses the peripheral, causing it to clear the interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the rising edge of the processor clock. To ensure that the NVIC detects the interrupt, the peripheral must assert the interrupt signal for at least one clock cycle, during which the NVIC detects the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the interrupt.

PM0264 - Rev 5 page 179/237



For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. This means that the peripheral can hold the interrupt signal asserted until it no longer requires servicing.

See <reference required> for details of which interrupts are level-sensitive and which are pulsed.

4.2.10.1 Hardware and software control of interrupts

The processor latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is active and the corresponding interrupt is not active.
- The NVIC detects a rising edge on the interrupt signal.
- Software writes to the corresponding Interrupt Set Enable Register bit.

A pending interrupt remains pending until one of the following occurs:

- The processor enters the ISR for the interrupt. This changes the state of the interrupt from pending to active. Then:
 - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples the
 interrupt signal. If the signal is asserted, the state of the interrupt changes to pending, which might
 cause the processor to immediately reenter the ISR. Otherwise, the state of the interrupt changes to
 inactive.
 - For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this is pulsed the state
 of the interrupt changes to pending and active. In this case, when the processor returns from the ISR
 the state of the interrupt changes to pending, which might cause the processor to immediately reenter
 the ISR
 - If the interrupt signal is not pulsed while the processor is in the ISR, when the processor returns from the ISR the state of the interrupt changes to inactive.
- Software writes to the corresponding Interrupt Clear Pending Register bit.

 For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.

 For a pulse interrupt, state of the interrupt changes to:
 - Inactive, if the state was pending.
 - Active, if the state was active and pending.

4.2.11 NVIC usage hints and tips

Ensure that software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers.

An interrupt can enter pending state even if it is disabled. Disabling an interrupt only prevents the processor from taking that interrupt.

Before programming VTOR to relocate the vector table, ensure that the vector table entries of the new vector table are set up for fault handlers, NMI, and all enabled exceptions like interrupts.

4.2.11.1 NVIC programming hints

Software uses the CPSIE i and CPSID i instructions to enable and disable interrupts.

The CMSIS provides the following intrinsic functions for these instructions:

```
void __disable_irq(void) // Disable Interrupts
void __enable_irq(void) // Enable Interrupts
```

In addition, the CMSIS provides functions for NVIC control, listed in Section 4.2.1: Accessing the NVIC registers using CMSIS.

The input parameter IRQn is the IRQ number, see Section 2.4.2: Exception types for more information. For more information about these functions, see the CMSIS documentation.

4.3 System Control Block

The *System Control Block* (SCB) provides system implementation information and system control that includes configuration, control, and reporting of system exceptions.

The system control block registers are:

PM0264 - Rev 5 page 180/237



	, ,					
Address	Name	Туре	Required privilege	Reset value	Description	
E000E008	ACTLR	RW	Privileged	00000000	Section 4.3.3: Auxiliary Control Register	
E000ED00	CPUID	RO	Privileged	0x410FD214	Section 4.3.4: CPUID Base Register	
E000ED04	ICSR	RW ⁽¹⁾	Privileged	00000000	Section 4.3.5: Interrupt Control and State Register	
E000ED08	VTOR	RW	Privileged	UNKNOWN	Section 4.3.6: Vector Table Offset Register	
E000ED0C	AIRCR	RW ⁽¹⁾	Privileged	FA050000	Section 4.3.7: Application Interrupt and Reset Control Register	
E000ED10	SCR	RW	Privileged	00000000	Section 4.3.8: System Control Register	
E000ED14	CCR	RW	Privileged	0x00000201	Section 4.3.9: Configuration and Control Register	
E000ED18	SHPR1	RW	Privileged	00000000	Section 4.3.10.1: System Handler Priority Register 1	
E000ED1C	SHPR2	RW	Privileged	00000000	Section 4.3.10.2: System Handler Priority Register 2	
E000ED20	SHPR3	RW	Privileged	00000000	Section 4.3.10.3: System Handler Priority Register 3	
E000ED24	SHCSR	RW	Privileged	00000000	Section 4.3.11: System Handler Control and State Register	
E000ED28	CFSR	RW	Privileged	00000000	Section 4.3.12: Configurable Fault Status Register	
E000ED28	MMFSR ⁽²⁾	RW	Privileged	00	Section 4.3.12.1: MemManage Fault Status Register	
E000ED29	BFSR ⁽²⁾	RW	Privileged	00	Section 4.3.12.2: BusFault Status Register	
E000ED2A	UFSR ⁽²⁾	RW	Privileged	0000	Section 4.3.12.3: UsageFault Status Register	
E000ED2C	HFSR	RW	Privileged	00000000	Section 4.3.13: HardFault Status Register	
E000ED34	MMFAR	RW	Privileged	UNKNOWN	Section 4.3.14: MemManage Fault Address Register	
E000ED38	BFAR	RW	Privileged	UNKNOWN	Section 4.3.15: BusFault Address Register	
E000ED3C	AFSR	RAZ/WI	Privileged	-	Auxiliary Fault Status Register not implemented	
E000ED8C	NSACR	RW	Privileged	UNKNOWN	Section 4.3.2: Nonsecure Access Control Register	

Table 59. Summary of the system control block registers

4.3.1 Coprocessor Access Control Register

The CPACR register specifies the access privileges for the FPU.

See System control block registers summary for the CPACR attributes.

In an implementation with the Security Extension, this field is banked between Security states.

The CPACR bit assignments are:



Table 60. CPACR bit assignments

Bits	Name	Function
[31:24]	-	Reserved, res0
[02:00]	3:22] CP11	CP11 Privilege. The value in this field is ignored.
[23.22] CF	CFII	If the value of this bit is not programmed to the same value as the CP10 field, then the value is UNKNOWN.

PM0264 - Rev 5 page 181/237

^{1.} See the register description for more information.

^{2.} A subregister of the CFSR.



Bits	Name	Function			
		CP10 Privilege. Defines the access rights for the floating-point functionality.			
		The possible values of this bit are:			
		All accesses to the FP Extension result in NOCP UsageFault.			
ro 4 001	0040	Unprivileged accesses to the FP Extension result in NOCP UsageFault.			
[21:20]		11 Full access to the FP Extension.			
		All other values are reserved.			
		The features controlled by this field are the execution of any floating-point instruction and access to any floating-point registers D0-D16.			
[19:0]	-	Reserved, res0			

4.3.2 Nonsecure Access Control Register

The NSACR register defines the nonsecure access permissions for the FPU.

See Table 59. Summary of the system control block registers for the NSACR attributes.

This field is not banked between Security states.

The NSACR bit assignments are:



Table 61. NSACR bit assignments

Bits	Name	Function
[31:12]	-	Reserved, res0.
[11]	CP11	CP11 access. Enables nonsecure access to the Floating-point Extension. Programming with a different value other
		than that used for CP10 is UNPREDICTABLE.
		CP10 access. Enables nonsecure access to the Floating-point Extension.
[10]	CP10	Nonsecure accesses to the Floating-point Extension generate a NOCP UsageFault.
		Nonsecure access to the Floating-point Extension permitted.
[9:0]	-	Reserved, res0

4.3.3 Auxiliary Control Register

The ACTLR provides disable bits for the FPU exception outputs, dual-issue functionality, flushing of the trace output from the ITM and DWT, Exclusive instruction control, out-of-order floating point instructions, and handling interruptible instructions.

By default, this register is set to provide optimum performance from the Cortex-M33 processor and does not normally require modification.

See Table 59. Summary of the system control block registers for the ACTLR attributes.

This register is banked between Security states.

PM0264 - Rev 5 page 182/237



The ACTLR bit assignments are:




Table 62. ACTLR bit assignments

Bits	Name	Function			
[31:30]	-	Reserved, UNK/SBZP			
		Normal operation. Memory requests on <i>Code region</i> AHB (C-AHB) or <i>System</i> AHB (S-AHB) interfaces associated with LDREX and STREX instructions only assert HEXCL and respond to HEXOKAY if the address is shareable.			
[29]	EXTEXCLALL	All memory requests on C-AHB or S-AHB interfaces associated with LDREX and STREX instructions assert HEXCL and respond to HEXOKAY irrespective of the shareable attribute associated with the address.			
		Setting EXTEXCLALL allows external exclusive operations to be used in a configuration with no MPU. This is because the default memory map does not include any shareable Normal memory.			
[28:13]	-	Reserved. UNK/SBZP			
		Disables ITM and DWT ATB flush:			
[12]	DISITMATBFLUSH	0 Normal operation.			
		1 ITM and DWT ATB flush disabled. AFVALID is ignored and AFREADY is held HIGH.			
[11]	-	Reserved. UNK/SBZP			
		Disables FPU exception outputs:			
[10]	FPEXCODIS	0 Normal operation.			
		1 FPU exception outputs are disabled.			
		Disables floating-point instructions completing out of order with respect to the non-floating point instructions:			
[9]	DISOOFP	0 Normal operation.			
		1 Floating-point instructions completing out of order are disabled.			
[8:3]	-	Reserved. UNK/SBZP			
		Disables dual-issue functionality:			
[2]	DISFOLD	0 Normal operation.			
[-]	5.01 025	Dual-issue functionality is disabled. Setting this bit reduces performance.			
[1]	-	Reserved. UNK/SBZP			
[0]	DISMCYCINT	Disables interruption of multi-cycle instructions:			

PM0264 - Rev 5 page 183/237



Bits	Name	Function		
		0 Normal operation.		
		Disables interruption of multi-cycle instructions. This increases the interrupt latency of the processor because load, store, multiply, and divide operations complete before interrupt stacking occurs.		

4.3.4 CPUID Base Register

The CPUID Base Register contains the processor part number, version, and implementation information.

See Table 59. Summary of the system control block registers for the CPUID attributes.

This register is not banked between Security states.

The bit assignments are:



Table 63. CPUID bit assignments

Bits	Name	Function			
[31:24]	Implementer	Implementer code:			
[31.24]	Implementer	0x41 Arm			
[22:20]	Variant	Variant number, the n value in the rnpm product revision identifier:			
[23:20]	Vanant	Revision 0			
[19:16]	Constant	Reads as 0xF			
[15:4]	PartNo	Part number of the processor:			
[15.4]	railino	D21 Cortex-M33			
[3:0]	Revision	Revision number, the m value in the rnpm product revision identifier:			
[3:0]		Patch 2.			

4.3.5 Interrupt Control and State Register

The ICSR provides a set-pending bit for the non-maskable interrupt exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions.

The ICSR indicates:

- The exception number of the exception being processed.
- Whether there are pre-empted active exceptions.
- The exception number of the highest priority pending exception
- Whether any interrupts are pending.

See Table 59. Summary of the system control block registers for the ICSR attributes.

This register is banked between Security states on a bit by bit basis.

The ICSR bit assignments are:

PM0264 - Rev 5 page 184/237






Table 64. ICSR bit assignments with the Security Extension

Bits	Name	type	Function
[31]	PENDNMISET	RW	NMI set-pending bit. Write: No effect. Changes NMI exception state to pending. Read: NMI exception is not pending. NMI exception is pending. A read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler. If AIRCR.BFHFNMINS is zero this bit is RAZ/WI from nonsecure state. This bit is not banked between Security states.
[30]	PENDNMICLR	WO	Pend NMI clear bit. Write: No effect. Clear pending status. This bit is write-one-to-clear. Writes of zero are ignored. If AIRCR.BFHFNMINS is zero this bit is RAZ/WI from nonsecure state. This bit is not banked between Security states.
[29]	-	-	Reserved, RES0

PM0264 - Rev 5 page 185/237



Bits	Name	type	Function
[28]	PENDSVSET	RW	PendSV set-pending bit. Write: No effect. Changes PendSV exception state to pending. Read: PendSV exception is not pending. PendSV exception is pending. Writing 1 to this bit is the only way to set the PendSV exception state to pending. This bit is banked between Security states.
[27]	PENDSVCLR	wo	PendSV clear-pending bit. Write: No effect. Removes the pending state from the PendSV exception. This bit is banked between Security states.
[26]	PENDSTSET	RW	SysTick exception set-pending bit. Write: No effect. Changes SysTick exception state to pending. Read: SysTick exception is not pending. SysTick exception is pending. This bit is banked between Security states.
[25]	PENDSTCLR	WO	SysTick exception clear-pending bit. Write: No effect. Removes the pending state from the SysTick exception. This bit is WO. On a register read, its value is UNKNOWN. This bit is not banked between Security states.
[24]	STTNS	RO	RESO
[23]	Reserved for Debug use	RO	This bit is reserved for Debug use and reads-as-zero when the processor is not in Debug.

PM0264 - Rev 5 page 186/237



Bits	Bits Name type		Function	
			Interrupt pending flag, excluding NMI and Faults:	
		RO	0 Interrupt not pending.	
[22]	ISRPENDING		1 Interrupt not pending.	
			This bit is not banked between Security states.	
[21]	-	-	Reserved, RES0	
			Indicates the exception number of the highest priority pending enabled exception:	
			No pending exceptions.	
[20:12]	VECTPENDING	RO	Nonzero The exception number of the highest priority pending enabled exception.	
			The value that this field indicates includes the effect of the BASEPRI and FAULTMASK registers, but not any effect of the PRIMASK register.	
			This field is not banked between Security states.	
			Indicates whether there are pre-empted active exceptions:	
	RETTOBASE		There are pre-empted active exceptions to execute.	
[11]		RO	There are no active exceptions, or the currently executing exception is the only active exception.	
			This bit is not banked between Security states.	
[10:9]	-	-	Reserved, RES0	
			Contains the active exception number:	
			0 Thread mode.	
			The exception number ⁽¹⁾ of the currently active exception.	
[8:0]	VECTACTIVE ⁽¹⁾	RO	Note:	
			Subtract 16 from this value to obtain the CMSIS IRQ number required to index into the Interrupt Clear-Enable, Set-Enable, Clear-Pending, Set-Pending, or Priority Registers, see Section 2.1.3.6.2: Interrupt Program Status Register.	
			This field is not banked between Security states.	

^{1.} This is the same value as IPSR bits[8:0], see Section 2.1.3.6.2: Interrupt Program Status Register

When you write to the ICSR, the effect is *unpredictable* if you:

- Write 1 to the PENDSVSET bit and write 1 to the PENDSVCLR bit.
- Write 1 to the PENDSTSET bit and write 1 to the PENDSTCLR bit.

4.3.6 Vector Table Offset Register

The VTOR indicates the offset of the vector table base address from memory address 00000000.

See Table 59. Summary of the system control block registers for the VTOR attributes.

This register is not banked between Security states.

The VTOR bit assignments are:

PM0264 - Rev 5 page 187/237





<See the configurable information after the register description table for information about the configuration of the boundary between TBLOFF field and the [6:0] field that follows.>

Table 65. VTOR bit assignments

Bits	Name	Function
[31:7]	TBLOFF	Vector table base offset field. It contains bits[29:7] of the offset of the table base from the bottom of the memory map. <see [6:0]="" about="" after="" and="" configurable="" configuration="" field="" follows.="" for="" information="" of="" table="" that="" the="" this="">.</see>
[6:0]	-	Reserved, res0.

When setting TBLOFF, you must align the offset to the number of exception entries in the vector table. <Configure the next statement to give the information required for your implementation, the statement reminds you of how to determine the alignment requirement. > The minimum alignment is 32 words, enough for up to 16 interrupts. For more interrupts, adjust the alignment by rounding up to the next power of two. For example, if you require 21 interrupts, the alignment must be on a 64-word boundary because the required table size is 37 words, and the next power of two is 64.

Note: Table alignment requirements mean that bits[6:0] of the table offset are always zero.

4.3.7 Application Interrupt and Reset Control Register

The AIRCR provides sets or returns interrupt control and reset configuration.

See Table 59. Summary of the system control block registers for the AIRCR attributes.

To write to this register, you must write 0x5FA to the VECTKEY field, otherwise the processor ignores the write.

This register is banked between Security states on a bit by bit basis.

The AIRCR bit assignments are:




Table 66. AIRCR bit assignments without the Security Extension

Bits	Name	type	Function
[31:16]	Read: VECTKEYSTAT Write: VECTKEY	RW	Register key: Reads as 0xFA05. On writes, write 0x5FA to VECTKEY, otherwise the write is ignored.
[15]	ENDIANNESS	RO	Data endianness bit:

PM0264 - Rev 5 page 188/237



Bits	Name	type	Function
			0 Little-endian.
[14]	PRIS	RAZ/WI	-
[13]	BFHFNMINS	RAO/WI	-
[12:11]	-	-	Reserved, RES0
[10:8]	PRIGROUP	RW	Interrupt priority grouping field. This field determines the split of group priority from subpriority, see Section 4.3.7.1: Binary point.
[7:4]	-	-	Reserved, RES0
[3]	SYSRESETREQS	RAZ/WI	-
[2]	SYSRESETREQ	RAZ/WI	-
[1]	VECTCLRACTIVE	wo	Reserved for Debug use. This bit reads as 0. When writing to the register you must write 0 to this bit, otherwise behavior is UNPREDICTABLE.
[0]	-	-	Reserved, RES0

Table 67. AIRCR bit assignments with the Security Extension

Bits	Name	type	Function
			Register key:
	Darada VEOTKEVOTAT		Reads as 0xFA05.
[31:16]	Read: VECTKEYSTAT Write: VECTKEY	RW	On writes, write 0x5FA to VECTKEY, otherwise the write is ignored.
			This Field is not banked between Security states.
			Data endianness bit:
[15]	ENDIANNESS	RO	0 Little-endian.
			This bit is not banked between Security states.
[14]	PRIS	RW from Secure state and RAZ/WI from nonsecure state. RAZ/WI	Prioritize Secure exceptions. The value of this bit defines whether Secure exception priority boosting is enabled.
			Priority ranges of Secure and nonsecure exceptions are identical.
			Nonsecure exceptions are de-prioritized.
			This bit is not banked between Security states.

PM0264 - Rev 5 page 189/237



Bits	Name	type	Function
[13]	BFHFNMINS	RW from Secure- state and RO from nonnsecure state. RAO/WI	BusFault, HardFault, and NMI nonsecure enable. The value of this bit defines whether BusFault and NMI exceptions are nonsecure, and whether exceptions target the nonsecure HardFault exception. The possible values are: BusFault, HardFault, and NMI are Secure. BusFault and NMI are nonsecure and exceptions can target nonsecure HardFault. This bit resets to 0. This bit is not banked between Security states.
[12:11]	-	-	Reserved, RES0
[10:8]	PRIGROUP	RW	Interrupt priority grouping field. This field determines the split of group priority from subpriority, see Section 4.3.7.1: Binary point. This bit is banked between Security states.
[7:4]	-	-	Reserved, RES0
[3]	SYSRESETREQS	RW from Secure State and RAZ/WI from nonsecure state. RAZ/WI	System reset request, Secure state only. The value of this bit defines whether the SYSRESETREQ bit is functional for nonsecure use: SYSRESETREQ functionality is available to both Security states. SYSRESETREQ functionality is only available to Secure state. This bit resets to zero on a Warm reset. This bit is not banked between Security states.
[2]	SYSRESETREQ	RW if SYSRESETREQS is 0. When SYSRESETREQS is set to 1, from nonsecure state this bit acts as RAZ/WI. RAZ/WI	System reset request. This bit allows software or a debugger to request a system reset: Do not request a system reset. Request a system reset. This bit is not banked between Security states. Reserved for Debug use. This bit reads
[1]	VECTCLRACTIVE	WO	as 0. When writing to the register you must write 0 to this bit, otherwise behavior is UNPREDICTABLE. This bit is not banked between Security states.
[0]	-	-	Reserved, RES0

PM0264 - Rev 5 page 190/237



4.3.7.1 Binary point

The PRIGROUP field indicates the position of the binary point that splits the PRI_n fields in the Interrupt Priority Registers into separate group priority and subpriority fields.

The following table shows how the PRIGROUP value controls this split. <If you implement fewer than 8 priority bits you might require more explanation here, and want to remove invalid rows from the table, and modify the entries in the *number of* columns.>

lable	00.	PHUHLV	uroubillu
			grouping

-	Interrupt priority level value, PRI_ <i>n</i> [7:0]			Number of		
PRIGROUP	Binary point ⁽¹⁾	Group priority bits	Group priorities	Subpriorities		
0b000	bxxxxxxx.y	[7:1]	[0]	128	2	
0b001	bxxxxxx.yy	[7:2]	[1:0]	64	4	
0b010	bxxxxx.yyy	[7:3]	[2:0]	32	8	
0b011	bxxxx.yyyy	[7:4]	[3:0]	16	16	
0b100	bxxx.yyyyy	[7:5]	[4:0]	8	32	
0b101	bxx.yyyyyy	[7:6]	[5:0]	4	64	
0b110	bx.yyyyyyy	[7]	[6:0]	2	128	
0b111	b.yyyyyyyy	None	[7:0]	1	256	

^{1.} PRI_n[7:0] field showing the binary point. x denotes a group priority field bit, and y denotes a subpriority field bit.

Note: Determining pre-emption of an exception uses only the group priority field.

4.3.8 System Control Register

The SCR controls features of entry to and exit from low-power state.

See Section 4.3: System Control Block for the SCR attributes.

This register is banked between Security states on a bit by bit basis.

The bit assignments are:




Table 69. AIRCR bit assignments with the Security Extension

Bits	Name	Function
[31:5]	-	Reserved, RES0

PM0264 - Rev 5 page 191/237



Bits	Name	Function			
		Send Event on Pending bit:			
		Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded.			
[4]	SEVONPEND	Enabled events and all interrupts, including disabled interrupts, can wakeup the processor.			
	When an event or interrupt enters pending some the event signal wakes up the processor from WFE. If the processor is not waiting for an extension that the event is registered and affects the next.				
		The processor also wakes up on execution of an SEV instruction or an external event.			
		This bit is banked between Security states.			
		Controls whether the SLEEPDEEP bit is only accessible from the Secure state:			
		The SLEEPDEEP bit accessible from both Security states.			
[3]	SLEEPDEEPS	The SLEEPDEEP bit behaves as RAZ/WI when accessed from the nonsecure state.			
		This bit in only accessible from the Secure state, and behaves as RAZ/WI when accessed from the Nonsecure state.			
		This bit is not banked between Security states.			
		Controls whether the processor uses sleep or deep sleep as its low-power mode:			
		0 Sleep			
[2]	SLEEPDEEP	1 Deep sleep			
		This bit is not banked between Security states.			
		Indicates sleep-on-exit when returning from Handler mode to Thread mode:			
		Do not sleep when returning to Thread mode.			
[1]	SLEEPONEXIT	Enter sleep, or deep sleep, on return from an ISR.			
		Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.			
		This bit is banked between Security states.			
[0]	-	Reserved, RES0			

4.3.9 Configuration and Control Register

The CCR is a read-only register and indicates some aspects of the behavior of the processor.

This register is banked between Security states on a bit by bit basis.

The bit assignments for CCR are:

PM0264 - Rev 5 page 192/237






Table 70. CCR bit assignments with the Security Extension

Bits	Name	Function		
[31:19]	-	Reserved, RES0		
[18]	BP	RAZ/WI.		
[17]	IC	RAZ/WI.		
[16]	DC	RAZ/WI.		
[15:11]	-	Reserved, RES0		
		Controls the effect of a stack limit violation while executing at a requested priority less than 0. Stack limit faults not ignored.		
[10]	STKOFHFNMIGN	Stack limit faults at requested priorities of less than 0 ignored.		
		This bit is banked between Security states.		
[9]	-	Reserved, RES0		
[8]	BFHFNMIGN	Determines the effect of precise bus faults on handlers running at a requested priority less than 0. 1 Precise bus faults are not ignored. Precise bus faults at requested priorities of less than 0 are ignored. This bit is not banked between Security states.		
[7:5]	-	Reserved, RES0		
[4]	DIV_0_TRP	Divide by zero trap. Controls the generation of a DIVBYZERO UsageFault when attempting to perform integer division by zero. DIVBYZERO UsageFault generation disabled. DIVBYZERO UsageFault generation enabled. This bit is banked between Security states.		

PM0264 - Rev 5 page 193/237



Bits	Name	Function
		Controls the trapping of unaligned word or halfword accesses.
[3]	UNALIGN_TRP Unaligned trapping disable	
	_	1 Unaligned trapping enabled.
		This bit is banked between Security states.
[2]	-	Reserved, RES0
		User set main pending. Determines whether unprivileged accesses are permitted to pend interrupts from the STIR.
[1]	USERSETMPEND	Unprivileged accesses to the STIR generate a fault.
		Unprivileged accesses to the STIR are permitted.
		This bit is banked between Security states.
[0]	-	Reserved, RES1

4.3.10 System Handler Priority Registers

The SHPR1-SHPR3 registers set the priority level, 0 to 255 of the exception handlers that have configurable priority. SHPR1-SHPR3 are byte accessible.

See Table 59. Summary of the system control block registers for the SHPR1-SHPR3 attributes.

These registers are banked between Security states on a bit field by bit field basis.

The system fault handlers and the priority field and register for each handler are:

Table 71. System fault handler priority fields

Handler	Field	Register description	
MemManage	PRI_4		
BusFault	PRI_5	ection 4.3.10.1: System Handler Priority Register 1	
UsageFault	PRI_6	Section 4.3. 10.1. System Handler Frionty Register 1	
SecureFault	PRI_7		
SVCall	PRI_11	Section 4.3.10.2: System Handler Priority Register 2	
PendSV	PRI_14	Section 4.3.10.3: System Handler Priority Register 3	
SysTick	PRI_15	Section 4.3. 10.3. System Handler Frionty Neglister 3	

Each PRI_n field is 8 bits wide, but the processor implements only bits[7:M] of each field, and bits[M-1:0] read as zero and ignore writes.

4.3.10.1 System Handler Priority Register 1

Bit assignments for the SHPR1 register.

31	24	23	16 15		8 7		0
Pf	RI_7	PRI_6	6	PRI_5		PRI_4	

PM0264 - Rev 5 page 194/237



Bits	Name	Function	Security state
[31:24]	PRI_7	Priority of system handler 7, SecureFault Always RAZ/WI	PRI_7 is RAZ/WI from nonsecure state.
[23:16]	PRI_6	Priority of system handler 6, UsageFault	PRI_6 is banked between Security states.
[15:8]	PRI_5	Priority of system handler 5, BusFault	PRI_5 is RAZ/WI from nonsecure state if AIRCR.BFHFNMINS is 0.
[7:0]	PRI_4	Priority of system handler 4, MemManage	PRI_4 is banked between Security states.

4.3.10.2 System Handler Priority Register 2

Bit assignments for the SHPR2 register.



Table 73. SHPR2 register bit assignments

Bits	Name	Function	Security state
[31:24]	PRI_11	Priority of system handler 11, SVCall	PRI_11 is banked between Security states.
[23:0]	-	Reserved	-

4.3.10.3 System Handler Priority Register 3

Bit assignments for the SHPR3 register.




Table 74. SHPR3 register bit assignments

Bits	Name	Function	Security state
[31:24]	PRI_15	Priority of system handler 15, SysTick exception	PRI_15 is banked between Security states.
[23:16]	PRI_14	Priority of system handler 14, PendSV	PRI_14 is is banked between Security states.
[15:0]	-	Reserved	-

4.3.11 System Handler Control and State Register

The SHCSR enables the system handlers. It indicates the pending status of the BusFault, MemManage fault, and SVC exceptions, and indicates the active status of the system handlers.

See Table 59. Summary of the system control block registers for the SHCSR attributes.

This register is banked between Security states on a bit by bit basis.

The SHCSR bit assignments are:

PM0264 - Rev 5 page 195/237






Table 75. CCR bit assignments with the Security Extension

Bits	Name	Function
[31:22]	-	Reserved, RES0
[21]	BP	RAZ/WI.
[20]	IC	RAZ/WI.
[19]	DC	RAZ/WI.
[18]	-	Reserved, RES0
[10]	STKOFHFNMIGN	Controls the effect of a stack limit violation while executing at a requested priority less than 0. Stack limit faults not ignored.
		Stack limit faults at requested priorities of less than 0 ignored. This bit is banked between Security states.
[9]	-	Reserved, RES0
[8]	BFHFNMIGN	Determines the effect of precise bus faults on handlers running at a requested priority less than 0. 1 Precise bus faults are not ignored. Precise bus faults at requested priorities of less than 0 are ignored. This bit is not banked between Security states.
[7:5]	_	Reserved, RES0
[4]	DIV_0_TRP	Divide by zero trap. Controls the generation of a DIVBYZERO UsageFault when attempting to perform integer division by zero. DIVBYZERO UsageFault generation disabled.
		DIVBYZERO UsageFault generation enabled. This bit is banked between Security states.
		This bit is banked between Security states.

PM0264 - Rev 5 page 196/237



Bits	Name	Function
[3]	UNALIGN_TRP	Controls the trapping of unaligned word or halfword accesses. Unaligned trapping disabled. Unaligned trapping enabled. This bit is banked between Security states.
[2]	•	
[1]	USERSETMPEND	User set main pending. Determines whether unprivileged accesses are permitted to pend interrupts from the STIR. Unprivileged accesses to the STIR generate a fault. Unprivileged accesses to the STIR are permitted. This bit is banked between Security states.
[0]	-	Reserved, RES1

If you disable a system handler and the corresponding fault occurs, the processor treats the fault as a hard fault. You can write to this register to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.

Caution:

- Software that changes the value of an active bit in this register without correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure software that writes to this register retains and t restores the current active status.
- After you have enabled the system handlers, if you have to change the value of a bit in this register you must use a read-modify-write procedure. Using a read-modify-write procedure ensures that you change only the required bit.


4.3.12 Configurable Fault Status Register

The CFSR indicates the cause of a MemManage fault, BusFault, or UsageFault.

See Table 59. Summary of the system control block registers for the CFSR attributes.

This register is banked between Security states on a bit by bit basis.

The CFSR bit assignments are:



The CFSR is byte accessible. You can access the CFSR or its subregisters as follows:

- Access the complete CFSR with a word access to 0xE000ED28.
- Access the MMFSR with a byte access to 0xE000ED28.
- Access the MMFSR and BFSR with a halfword access to 0xE000ED28.
- Access the BFSR with a byte access to 0xE000ED29.
- Access the UFSR with a halfword access to 0xE000ED2A.

4.3.12.1 MemManage Fault Status Register

The MMFSR is a subregister of the CFSR. The flags in the MMFSR indicate the cause of memory access faults. In an implementation with the Security Extension, this field is banked between Security states.

PM0264 - Rev 5 page 197/237



The bit assignments are:




Table 76. MMFSR bit assignments

Bits	Name	Function	
		MemManage Fault Address Register (MMFAR) valid flag:	
		Value in MMFAR is not a valid fault address.	
[7]	MMARVALID	1 MMFAR holds a valid fault address.	
		If a MemManage fault occurs and is escalated to a HardFault because of priority, the HardFault handler must set this bit to 0. This prevents problems on return to a stacked active MemManage fault handler whose MMFAR value has been overwritten.	
[6]	-	Reserved, res0.	
rea	MIODEDD	No MemManage fault occurred during floating-point lazy state preservation.	
[5]	MLSPERR	1 A MemManage fault occurred during floating-point lazy state preservation.	
		MemManage fault on stacking for exception entry:	
		0 No stacking fault.	
[4]	MSTKERR	1 Stacking for an exception entry has caused one or more access violations.	
		When this bit is 1, the SP is still adjusted but the values in the context area on the stack might be incorrect. The processor has not written a fault address to the MMFAR.	
	MUNSTKERR	MemManage fault on unstacking for a return from exception:	
		0 No unstacking fault.	
[3]		1 Unstack for an exception return has caused one or more access violations.	
		This fault is chained to the handler. This means that when this bit is 1, the original return stack is still present. The processor has not adjusted the SP from the failing return, and has not performed a new save. The processor has not written a fault address to the MMFAR.	
[2]	-	Reserved, res0.	
		Data access violation flag:	
		0 No data access violation fault.	
[1]	DACCVIOL	The processor attempted a load or store at a location that does not permit the operation.	
		When this bit is 1, the PC value stacked for the exception return points to the faulting instruction. The processor has loaded the MMFAR with the address of the attempted access.	
		Instruction access violation flag:	
		No instruction access violation fault.	
[0]	IACCVIOL	The processor attempted an instruction fetch from a location that does not permit execution.	
		This fault occurs on any access to an XN region, even when the MPU is disabled.	
		When this bit is 1, the PC value stacked for the exception return points to the faulting instruction. The processor has not written a fault address to the MMFAR.	

PM0264 - Rev 5 page 198/237



The MMFSR bits are sticky. This means as one or more fault occurs, the associated bits are set to 1. A bit that is set to 1 is cleared to 0 only by writing 1 to that bit, or by a reset.

4.3.12.2 BusFault Status Register

The BFSR is a subregister of the CFSR. The flags in the BFSR indicate the cause of a bus access fault. This field is not banked between Security states.

The bit assignments are:




Table 77. BFSR bit assignments

Bits	Name	Function
		BusFault Address Register (BFAR) valid flag:
		Value in BFAR is not a valid fault address.
		1 BFAR holds a valid fault address.
[7]	BFARVALID	The processor sets this bit to 1 after a BusFault where the address is known. Other faults can set this bit to 0, such as a MemManage fault occurring later.
		If a BusFault occurs and is escalated to a hard fault because of priority, the hard fault handler must set this bit to 0. This prevents problems if returning to a stacked active BusFault handler whose BFAR value has been overwritten.
[6]	-	Reserved, res0.
[6]	LEDEDD	No bus fault occurred during floating-point lazy state preservation.
[5]	LSPERR	1 A bus fault occurred during floating-point lazy state preservation.
		BusFault on stacking for exception entry:
		0 No stacking fault.
[4]	STKERR	1 Stacking for an exception entry has caused one or more BusFaults.
		When the processor sets this bit to 1, the SP is still adjusted but the values in the context area on the stack might be incorrect. The processor does not write a fault address to the BFAR.
		BusFault on unstacking for a return from exception:
		No unstacking fault.
[3]	UNSTKERR	1 Unstack for an exception return has caused one or more BusFaults.
		This fault is chained to the handler. This means that when the processor sets this bit to 1, the original return stack is still present. The processor does not adjust the SP from the failing return, does not performed a new save, and does not write a fault address to the BFAR.
[2]	-	Reserved, res0.
	PRECISERR	Precise data bus error:
		No precise data bus error.
[1]		A data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault.
		When the processor sets this bit to 1, it writes the faulting address to the BFAR.

PM0264 - Rev 5 page 199/237



Bits	Name	Function
		Instruction bus error:
		No instruction bus error.
[0]	IBUSERR	1 Instruction bus error.
		The processor detects the instruction bus error on prefetching an instruction, but it sets the IBUSERR flag to 1 only if it attempts to issue the faulting instruction.
		When the processor sets this bit to 1, it does not write a fault address to the BFAR.

The BFSR bits are sticky. This means as one or more fault occurs, the associated bits are set to 1. A bit that is set to 1 is cleared to 0 only by writing 1 to that bit, or by a reset.

4.3.12.3 UsageFault Status Register

The UFSR is a subregister of the CFSR. The UFSR indicates the cause of a UsageFault. In an implementation with the Security Extension, this field is banked between Security states. The bit assignments are:




Table 78. UFSR bit assignments

Bits	Name	Function	
[15:10]	-	Reserved, res0.	
		Divide by zero flag. Sticky flag indicating whether an integer division by zero error has occurred. The possible values of this bit are:	
[9]	DIVBYZERO	Error has not occurred.	
[0]	DIVBIZERO	1 Error has occurred.	
		This bit resets to zero.	
		Unaligned access flag. Sticky flag indicating whether an unaligned access error has occurred. The possible values of this bit are:	
[8]	UNALIGNED	0 Error has not occurred.	
[0]	ONNEIGNED	1 Error has occurred.	
		This bit resets to zero.	
[7:5]	-	Reserved, res0.	
		Stack overflow flag. Sticky flag indicating whether a stack overflow error has occurred. The possible values of this bit are:	
[4]	STKOF	Error has not occurred.	
[17]	OTIVOI	1 Error has occurred.	
		This bit resets to zero.	

PM0264 - Rev 5 page 200/237



Bits	Name	Function	
	NOCP	No coprocessor flag. Sticky flag indicating whether a coprocessor disabled or not present error has occurred. The possible values of this bit are:	
[3]		0 Error has not occurred.	
[0]	11001	1 Error has occurred.	
		This bit resets to zero.	
		Invalid PC flag. Sticky flag indicating whether an integrity check error has occurred. The possible values of this bit are:	
[2]	INVPC	0 Error has not occurred.	
[2]	INVEC	1 Error has occurred.	
		This bit resets to zero.	
	INVSTATE	Invalid state flag. Sticky flag indicating whether an EPSR.T or EPSR.IT validity error has occurred. The possible values of this bit are:	
[1]		0 Error has not occurred.	
[11]		1 Error has occurred.	
		This bit resets to zero.	
	UNDEFINSTR	Undefined instruction flag. Sticky flag indicating whether an undefined instruction error has occurred. The possible values of this bit are:	
[0]		0 Error has not occurred.	
[0]		1 Error has occurred.	
		This bit resets to zero.	

All the bits are sticky. This means as one or more fault occurs, the associated bits are set to 1. A bit that is set to 1 is cleared to 0 only by writing 1 to that bit, or by a reset.

4.3.13 HardFault Status Register

The HFSR gives information about events that activate the HardFault handler. The HFSR register is read, write to clear. This means that bits in the register read normally, but writing 1 to any bit clears that bit to 0.

See Section 4.3: System Control Block for the HFSR attributes.

This register is not banked between Security states.

The HFSR bit assignments are:




Table 79. HFSR bit assignments

Bits	Name	Function
[31]	DEBUGEVT	Reserved for Debug use. When writing to the register you must write 1 to this bit, otherwise behavior is <i>unpredictable</i> . If AIRCR.BFHFNMINS is zero this field is RAZ/WI from nonsecure state.

PM0264 - Rev 5 page 201/237



Bits	Name	Function	
		Indicates a forced HardFault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled:	
		0 No forced HardFault.	
[30]	FORCED	1 Forced HardFault.	
		When this bit is set to 1, the HardFault handler must read the other fault status registers to find the cause of the fault. If AIRCR.BFHFNMINS is zero this field is RAZ/WI from nonsecure state.	
[29:2]	-	Reserved, res0.	
	VECTTBL	Indicates a HardFault on a vector table read during exception processing:	
		0 No HardFault on vector table read.	
[1]		1 HardFault on vector table read.	
		This error is always handled by the HardFault handler.	
		When this bit is set to 1, the PC value stacked for the exception return points to the instruction that was pre-empted by the exception. If AIRCR.BFHFNMINS is zero this field is RAZ/WI from nonsecure state.	
[0]	-	Reserved, res0.	

The HFSR bits are sticky. This means as one or more fault occurs, the associated bits are set to 1. A bit that is set to 1 is cleared to 0 only by writing 1 to that bit, or by a reset.

4.3.14 MemManage Fault Address Register

The MMFAR contains the address of the location that generated a MemManage fault.

See Table 59. Summary of the system control block registers for the MMFAR attributes.

This register is banked between Security states.

The MMFAR bit assignments are:

Table 80. MMFAR bit assignments

Bits	Name	Function
[31:0]		When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault

When an unaligned access faults, the address is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size.

Flags in the MMFSR indicate the cause of the fault, and whether the value in the MMFAR is valid.

4.3.15 BusFault Address Register

The BFAR contains the address of the location that generated a BusFault.

See Table 59. Summary of the system control block registers for the BFAR attributes.

This field is not banked between Security states.

The BFAR bit assignments are:

Table 81. BFAR bit assignments

Bits	Name	Function
[31:0]	ADDRESS	When the BFARVALID bit of the BFSR is set to 1, this field holds the address of the location that generated the BusFault

PM0264 - Rev 5 page 202/237



When an unaligned access faults the address in the BFAR is the one requested by the instruction, even if it is not the address of the fault.

Flags in the BFSR indicate the cause of the fault, and whether the value in the BFAR is valid.

4.3.16 System control block design hints and tips

Ensure software uses aligned accesses of the correct size to access the system control block registers:

- Except for the CFSR and SHPR1-SHPR3, it must use aligned word accesses.
- For the CFSR and SHPR1-SHPR3 it can use byte or aligned halfword or word accesses.

In a fault handler, to determine the true faulting address:

- 1. Read and save the MMFAR or BFAR value.
- 2. Read the MMARVALID bit in the MMFSR, or the BFARVALID bit in the BFSR. The MMFAR or BFAR address is valid only if this bit is 1.

Software must follow this sequence because another higher priority exception might change the MMFAR or BFAR value. For example, if a higher priority handler pre-empts the current fault handler, the other fault might change the MMFAR or BFAR value.

In addition, the CMSIS provides a number of functions for system control, including:

Table 82. CMSIS function for system control

CMSIS system control function	Description
<pre>void NVIC_SystemReset (void)</pre>	Reset the system

4.4 System timer, SysTick

The processor has a 24-bit system timer, SysTick. In a implementation with Security Extension, there are two 24-bit system timers, a nonsecure SysTick timer and a Secure SysTick timer. In an implementation without the Security Extension, only a single 24-bit system timer, SysTick is used.

When enabled, each timer counts down from the reload value to zero, reloads (wraps to) the value in the SYST_RVR on the next clock cycle, then decrements on subsequent clock cycles. Writing a value of zero to the SYST_RVR disables the counter on the next wrap. When the counter transitions to zero, the COUNTFLAG status bit is set to 1. Reading SYST_CSR clears the COUNTFLAG bit to 0. Writing to the SYST_CVR clears the register and the COUNTFLAG status bit to 0. The write does not trigger the SysTick exception logic. Reading the register returns its value at the time it is accessed.

Note: When the processor is halted for debugging, the counter does not decrement.

The system timer registers are:

Table 83. System timer registers summary

Address	Name	Туре	Reset value	Description
E000E010	SYST_CSR	RW	00000000	Section 4.4.1: SysTick Control and Status Register.
E000E014	SYST_RVR	RW	UNKNOWN	Section 4.4.2: SysTick Reload Value Register.
E000E018	SYST_CVR	RW	UNKNOWN	Section 4.4.3: SysTick Current Value Register.
E000E01C	SYST_CALIB	RO	C0000000 (SysTick calibration value)	Section 4.4.4: SysTick Calibration Value Register.

4.4.1 SysTick Control and Status Register

The SYST_CSR controls and provides status date for the SysTick timer.

See Section 4.4: System timer, SysTick for the SYST_CSR attributes.

This register is banked between Security states.

The bit assignments for SYST_CSR are:

PM0264 - Rev 5 page 203/237






Table 84. SYST_CSR bit assignments

Bits	Name	Function		
[31:17]	-	Reserved, res0.		
[16]	COUNTFLAG	Returns 1 if timer coun	ted to 0 since the last read of this register.	
[15:3]	-	Reserved, res0.		
		Selects the SysTick tin	ner clock source:	
[2]	CLKSOURCE	0	External reference clock.	
		1	Processor clock.	
		Enables SysTick excep	otion request:	
[1]	TICKINT	0	Counting down to zero does not assert the SysTick exception request.	
		1	Counting down to zero asserts the SysTick exception request.	
		Enables the counter:		
[0]	ENABLE	0	Counter disabled.	
		1	Counter enabled.	

4.4.2 SysTick Reload Value Register

The SYST_RVR specifies the SysTick timer counter reload value.

See Section 4.4: System timer, SysTick for the SYST_RVR attributes.

This register is banked between Security states.

The bit assignments for SYST_RVR are:



Table 85. SYST_RVR bit assignments

Bits	Name	Function
[31:24]	-	Reserved, res0.
[23:0]	RELOAD	Value to load into the SYST_CVR when the counter is enabled and when it reaches 0, see Section 4.4.2.1: Calculating the RELOAD value.

4.4.2.1 Calculating the RELOAD value

The SYST_RVR specifies the SysTick timer counter reload value.

The RELOAD value can be any value in the range 0x00000001-0x00FFFFFF. You can program a value of 0, but this has no effect because the SysTick exception request and COUNTFLAG are activated when counting from 1 to 0.

To generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. For example, if the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99.

PM0264 - Rev 5 page 204/237



4.4.3 SysTick Current Value Register

The SYST_CVR contains the current value of the SysTick counter.

See Section 4.4: System timer, SysTick for the SYST CVR attributes.

This register is banked between Security states.

The bit assignments for SYST_CVR:




Table 86. SYST_CVR bit assignments

Bits	Name	Function
[31:24]	-	Reserved, res0.
[0.55]	[23:0] CURRENT	Reads the current value of the SysTick counter.
[23.0]		A write of any value clears the field to 0, and also clears the SYST_CSR.COUNTFLAG bit to 0.

4.4.4 SysTick Calibration Value Register

The SYST_CALIB register indicates the SysTick calibration value and parameters for the selected Security state. See Section 4.4: System timer, SysTick for the SYST_CALIB attributes.

This register is banked between Security states.

The bit assignments for SYST_CALIB_S, SYST_CALIB_NS, and SYST_CALIB are:



Table 87. SYST_CALIB register bit assignments

Bits	Name	Function	
[31]	NOREF	Reads as one. Indicates that no separate reference clock is provided.	
[30]	SKEW	Reads as one. Calibration value for the 10ms inexact timing is not known because TENMS is not known. This can affect the suitability of SysTick as a software real-time clock.	
[29:24]	-	Reserved, res0.	
[23:0]	TENMS	Reads as zero. Indicates that calibration value is not known.	

If calibration information is not known, calculate the calibration value required from the frequency of the core clock or external clock.

4.4.5 SysTick usage hints and tips

The interrupt controller clock updates the SysTick counter. If this clock signal is stopped for low-power mode, the SysTick counter stops.

Ensure software uses word accesses to access the SysTick registers.

If the SysTick counter reload and current value are undefined at reset, the correct initialization sequence for the SysTick counter is:

1. Program reload value.

PM0264 - Rev 5 page 205/237



- 2. Clear current value.
- 3. Program Control and Status register.

4.5 Security Attribution and Memory Protection

The processor has an *Security Attribution Unit* (SAU) and a *Memory Protection Unit* (MPU) that provide fine grain memory control, enabling applications to use multiple privilege levels, separating and protecting code, data, and stack on a task-by-task basis. Such requirements are becoming critical in many embedded applications such as automotive systems.

4.5.1 Security Attribution Unit

The SAU determines the security of an address.

For instructions, the SAU returns the security attribute (Secure or nonsecure) and identifies whether the instruction address is in a nonsecure callable region.

For data, the SAU returns the security attribute (Secure or nonsecure).

When a memory access is performed, the security of the address is verified by the SAU. Any address that matches multiple SAU regions is marked with the most secure attribute of the matching regions.

The following table shows a summary of the SAU registers.

Table 88. SAU registers summary

Address	Name	Туре	Reset value	Description
0xE000EDD0	SAU_CTRL	RW	00000000	See Section 4.5.2: Security Attribution Unit Control Register. This is the reset value in Secure state. In nonsecure state, this register is RAZ/WI.
0xE000EDD4	SAU_TYPE	RO	00000000	See Section 4.5.3: Security Attribution Unit Type Register. This is the reset value in Secure state. In nonsecure state, this register is RAZ/WI. SAU_TYPE [7:0] reflects the number of SAU regions.
0xE000EDD8	SAU_RNR	RW	UNKNOWN	See Section 4.5.4: Security Attribution Unit Region Number Register. In nonsecure state, this register is RAZ/WI.
0xE000EDDC	SAU_RBAR	RW	UNKNOWN	See Section 4.5.5: Security Attribution Unit Region Base Address Register. In nonsecure state, this register is RAZ/WI.
0xE000EDE0	SAU_RLAR	RW	Bit[0] resets to 0. Other bits reset to an <i>UNKNOWN</i> value.	See Section 4.5.6: Security Attribution Unit Region Limit Address Register. This is the reset value in Secure state. In nonsecure state, this register is RAZ/WI.
0xE000EDE4	SFSR	RW	00000000	See Section 4.5.7: Secure Fault Status Register. In nonsecure state, this register is RAZ/WI.
0xE000EDE8	SFAR	RW	UNKNOWN	See Section 4.5.8: Secure Fault Address Register. In nonsecure state, this register is RAZ/WI.

Note:

- Only Privileged accesses to the SAU registers are permitted. Unprivileged accesses generate a fault.
- The SAU registers are word accessible only. Halfword and byte accesses are UNPREDICTABLE.
- The SAU registers are RAZ/WI when accessed from nonsecure state.
- The SAU registers are not banked between Security states.

4.5.2 Security Attribution Unit Control Register

The SAU_CTRL allows enabling of the Security Attribution Unit.

This register is RAZ/WI when accessed as nonsecure. This register is not banked between Security states. The SAU CTRL bit assignments are:

PM0264 - Rev 5 page 206/237






Table 89. SAU_CTRL bit assignments

Bits	Name	Function		
[31:2]	-	Reserved, res0.		
		All nonsecure. When SAU_CTRL.ENABLE is 0 this bit controls if the memory is marked as nonsecure or Secure.		
		The possible values of this bit are:		
		Memory is marked as Secure and is not nonsecure callable.		
[1]	ALLNS	1 Memory is marked as nonsecure.		
		This bit has no effect when SAU_ENABLE is 1.		
		Setting SAU_CTRL.ALLNS to 1 allows the security attribution of all addresses to be set by the IDAU in the system.		
	ENABLE	Enable. Enables the SAU.		
		The possible values of this bit are:		
[0]		The SAU is disabled.		
		1 The SAU is enabled.		
		This bit is RAZ/WI when the Security Extension is implemented without an SAU region.		

4.5.3 Security Attribution Unit Type Register

The SAU_TYPE indicates the number of regions implemented by the Security Attribution Unit.

This register is RAZ/WI when accessed as nonsecure. This register is not banked between Security states.

The SAU_TYPE bit assignments are:




Table 90. SAU_TYPE bit assignments

Bits	Name	Function
[31:8]	-	Reserved, res0.
[7:0]	SREGION	SAU regions. The number of implemented SAU regions.

4.5.4 Security Attribution Unit Region Number Register

The SAU_RNR selects the region currently accessed by SAU_RBAR and SAU_RLAR.

This register is RAZ/WI when accessed as nonsecure. This register is not banked between Security states.

The SAU_RNR bit assignments are:

PM0264 - Rev 5 page 207/237





Table 91. SAU_RNR bit assignments

Bits	Name	Function			
[31:8]	-	Reserved, res0.			
		Region number. Indicates the SAU region accessed by SAU_RBAR and SAU_RLAR.			
[7:0]	REGION	If no SAU regions are implemented, this field is reserved. Writing a value corresponding to an unimplemented region is CONSTRAINED UNPREDICTABLE.			
		This field resets to an UNKNOWN value on a Warm reset.			

4.5.5 Security Attribution Unit Region Base Address Register

The SAU_RBAR provides indirect read and write access to the base address of the currently selected SAU region.

This register is RAZ/WI when accessed as nonsecure. This register is not banked between Security states. The SAU_RBAR bit assignments are:




Table 92. SAU_RBAR bit assignments

Bits	Name	Function			
[31:5]	BADDR	Base address. Holds bits[31:5] of the base address for the selected SAU region.			
		Bits[4:0] of the base address are defined as 0x00.			
[4:0]	-	Reserved, res0.			

4.5.6 Security Attribution Unit Region Limit Address Register

The SAU_RLAR provides indirect read and write access to the limit address of the currently selected SAU region. This register is RAZ/WI when accessed as nonsecure. This register is not banked between Security states. The SAU_RLAR bit assignments are:



PM0264 - Rev 5 page 208/237



Table 93. SAU_RLAR bit assignments

Bits	Name	Function
[31:5]	LADDR	Limit address. Holds bits[31:5] of the limit address for the selected SAU region.
[01.0]	LABBIT	Bits[4:0] of the limit address are defined as 0x1F.
[4:2]	-	Reserved, res0.
		Nonsecure callable. Controls whether nonsecure state is permitted to execute an SG instruction from this region.
[1]	NSC	The possible values of this bit are:
		Region is not nonsecure callable.
		1 Region is nonsecure callable.
		Enable. SAU region enable.
		The possible values of this bit are:
[0]	ENABLE	SAU region is enabled.
		1 SAU region is disabled.
		This bit reset to 0 on a Warm reset.

4.5.7 Secure Fault Status Register

The SFSR provides information about any security related faults.

This register is RAZ/WI when accessed as nonsecure. This register is not banked between Security states.

See Table 59. Summary of the system control block registers for the SFSR attributes.

The SFSR bit assignments are:




Table 94. SFSR bit assignments

Bits	Name	Function		
[31:8]	-	Reserved, res0.		
		Lazy state error flag. Sticky flag indicating that an error occurred during lazy state activation or deactivation. The possible values of this bit are:		
[7]	LSERR	Error has not occurred.		
		1 Error has occurred.		
[6]	6] SFARVALID	Secure fault address valid. This bit is set when the SFAR register contains a valid value. As with similar fields, such as BFSR.BFARVALID and MMFSR.MMARVALID, this bit can be cleared by other exceptions, such as BusFault. The possible values of this bit are:		
[0]		0 SFAR content not valid.		
		1 SFAR content valid.		

PM0264 - Rev 5 page 209/237



Bits	Name	Function
		Lazy state preservation error flag. Stick flag indicating that an SAU or IDAU violation occurred during the lazy preservation of floating-point state. The possible values of this bit are:
[5]	LSPERR	Error has not occurred.
		1 Error has occurred.
[4]	INVTRAN	Invalid transition flag. Sticky flag indicating that an exception was raised due to a branch that was not flagged as being domain crossing causing a transition from Secure to nonsecure memory. The possible values of this bit are:
ניין	IIIV IIIV	0 Error has not occurred.
		1 Error has occurred.
		Attribution unit violation flag. Sticky flag indicating that an attempt was made to access parts of the address space that are marked as Secure with NS-Req for the transaction set to nonsecure. This bit is not set if the violation occurred during:
ro1	41.0.401	Lazy state preservation, see LSPERR.
[3]	AUVIOL	Vector fetches. The possible values of this bit are:
		Error has not occurred.
		1 Error has occurred.
[2]	INVER	Invalid exception return flag. This can be caused by EXC_RETURN.DCRS being set to 0 when returning from an exception in the nonsecure state, or by EXC_RETURN.ES being set to 1 when returning from an exception in the nonsecure state. The possible values of this bit are:
[2]		Error has not occurred.
		1 Error has occurred.
-43		Invalid integrity signature flag. This bit is set if the integrity signature in an exception stack frame is found to be invalid during the unstacking operation. The possible values of this bit are:
[1]	INVIS	Error has not occurred.
		1 Error has occurred.
[0]	INVEP	Invalid entry point. This bit is set if a function call from the nonsecure state or exception targets a non-SG instruction in the Secure state. This bit is also set if the target address is an SG instruction, but there is no matching SAU/IDAU region with the NSC flag set. The possible values of this bit are:
[0]	INVEF	0 Error has not occurred.
		1 Error has occurred.

4.5.8 Secure Fault Address Register

The SFSR shows the address of the memory location that caused a security violation.

This register is RAZ/WI when accessed as nonsecure. This register is not banked between Security states. The SFAR bit assignments are:



Table 95. SFAR bit assignments

Bits	Name	Function			
[31:0]	ADDRESS	When the SFARVALID bit of the SFSR is set to 1, this field holds the address of an access that caused an SAU violation.			

PM0264 - Rev 5 page 210/237



4.5.9 Memory Protection Unit

The MPU is divided into eight regions and defines the location, size, access permissions, and memory attributes of each region.

The MPU supports:

- Independent attribute settings for each region.
- Export of memory attributes to the system.

If the processor implements the Security Extension, it contains:

- One optional Secure MPU.
- One optional nonsecure MPU.

When memory regions overlap, the processor generates a fault if a core access hits the overlapping regions.

The MPU memory map is unified. This means instruction accesses and data accesses have the same region settings.

If a program accesses a memory location that is prohibited by the MPU, the processor generates a MemManage exception.

In an OS environment, the kernel can update the MPU region setting dynamically based on the process to be executed. Typically, an embedded OS uses the MPU for memory protection.

Configuration of MPU regions is based on memory types, see Section 2.3.2: Memory regions, types, and attributes.

The following table shows the possible MPU region attributes. These include Shareability and cache behavior attributes that are not relevant to most microcontroller implementations.

See Section 4.5.20.1: MPU configuration for a microcontroller for guidelines for programming such an implementation.

Memory type **Shareability** Other attributes Description Used to access memory mapped peripherals.All accesses to Device-nGnRnE Shareable Device-nGnRnE memory occur in program order. All regions are assumed to be shared. Used to access memory mapped peripherals. Weaker ordering Device-nGnRE Shareable than Device-nGnRnE. Used to access memory mapped peripherals. Weaker ordering Device-nGRE Shareable than Device-nGnRF Used to access memory mapped peripherals. Weaker ordering Device-GRE Shareable than Device-nGRF Non-cacheable Write-Normal Shareable Normal memory that is shared between several processors. Through Cacheable Write-Back Cacheable Non-cacheable Write-Normal Non-Shareable Through Cacheable Normal memory that only a single processor uses. Write-Back Cacheable

Table 96. Memory attributes summary

Use the MPU registers to define the MPU regions and their attributes.

The following table shows a summary of the MPU registers.

Table 97. MPU registers summary

Address	Name	Туре	Reset Value	Description
E000ED90	MPU_TYPE	RO	The reset value is fixed and depends on the value of bits[15:8] and implementation options.	See Section 4.5.10: MPU Type Register.
E000ED94	MPU_CTRL	RW	00000000	See Section 4.5.11: MPU Control Register.

PM0264 - Rev 5 page 211/237



Address	Name	Туре	Reset Value	Description
E000ED98	MPU_RNR	RW	UNKNOWN	See Section 4.5.12: MPU Region Number Register.
E000ED9C	MPU_RBAR	RW	UNKNOWN	See Section 4.5.13: MPU Region Base Address Register.
E000EDA0	MPU_RLAR	RW	UNKNOWN	See Section 4.5.15: MPU Region Limit Address Register.
E000EDA4	MPU_RBAR_A <n></n>	RW	UNKNOWN	See Section 4.5.14: MPU Region Base Address Register Alias, n=1-3
E000EDA8	MPU_RLAR_A <n></n>	RW	UNKNOWN	See Section 4.5.16: MPU Region Limit Address Register Alias, n=1-3.
E000EDC0	MPU_MAIR0	RW	UNKNOWN	See Section 4.5.17: MPU Memory Attribute Indirection
E000EDC4	MPU_MAIR1	RW	UNKNOWN	Registers 0 and 1.

4.5.10 MPU Type Register

The MPU_TYPE register indicates whether the MPU is present, and if so, how many regions it supports.

This register is banked between Security states.

In an implementation with the Security Extension, this register is banked between Security states.

The MPU_TYPE bit assignments are:




Table 98. MPU_TYPE bit assignments

Bits	Name		Function	
[31:16]	-	Reserved, res0.		
		Data regions. Number of	regions supported by the MPU.	
[15:8]	DREGION	00 Z	Zero regions if your device does not include the MPU.	
[]		UX	Eight regions if your device includes the MPU. This value is implementation defined.	
[7:1]	-	Reserved, res0.		
		Indicates support for unific	ed or separate instructions and data address regions.	
[0]	SEPARATE	Armv8-M only supports ui	nified MPU regions.	
		0 (Jnified.	

4.5.11 MPU Control Register

The MPU_CTRL register enables the MPU.

When the MPU is enabled, it controls whether the default memory map is enabled as a background region for privileged accesses and whether the MPU is enabled for HardFaults, and NMIs.

This register is banked between Security states.

In an implementation with the Security Extension, this register is banked between Security states.

The MPU_CTRL bit assignments are:

PM0264 - Rev 5 page 212/237






Table 99. MPU_CTRL bit assignments

Bits	Name	Function		
[31:3]	-	Reserved, res0.		
		Enables privileged software access to the default memory map.		
		When the MPU is enabled:		
[0]		Disables use of the default memory map. Any memory access to a location that is not covered by any enabled region causes a fault.		
[2]	PRIVDEFENA	Enables use of the default memory map as a background region for privileged software accesses.		
		When enabled, the background region acts as if it has the lowest priority. Any region that is defined and enabled has priority over this default map. If the MPU is disabled, the processor ignores this bit.		
	HFNMIENA	Enables the operation of MPU during HardFault and NMI handlers.		
		When the MPU is enabled:		
[1]		MPU is disabled during HardFault and NMI handlers, regardless of the value of the ENABLE bit.		
		1 The MPU is enabled during HardFault and NMI handlers.		
		When the MPU is disabled, if this bit is set to 1 the behavior is UNPREDICTABLE.		
		Enables the MPU:		
[0]	ENABLE	MPU is disabled.		
		1 MPU is enabled.		

XN and Device-nGnRnE rules always apply to the System Control Space regardless of the value of the ENABLE bit

When the ENABLE bit is set to 1, at least one region of the memory map must be enabled for the system to function unless the PRIVDEFENA bit is set to 1. If the PRIVDEFENA bit is set to 1 and no regions are enabled, then only privileged software can operate.

When the ENABLE bit is set to 0, the system uses the default memory map. This has the same behavior as if the MPU is not implemented.

The default memory map applies to accesses from both privileged and unprivileged software.

When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are accessible based on regions and whether PRIVDEFENA is set to 1.

Unless HFNMIENA is set to 1, the MPU is not enabled when the processor is executing the handler for an exception with priority -1, -2, or -3. These priorities are only possible when handling a HardFault or NMI exception. Setting the HFNMIENA bit to 1 enables the MPU when operating with these priorities.

4.5.12 MPU Region Number Register

The MPU RNR selects the region currently accessed by MPU RBAR and MPU RLAR.

This register is banked between Security states.

In an implementation with the Security Extension, this register is banked between Security states.

PM0264 - Rev 5 page 213/237



The MPU_RNR bit assignments are:



Table 100. MPU_RNR bit assignments

Bits	Name	Function			
[31:8]	-	Reserved, res0.			
[7:0]	REGION	Regions. Indicates the memory region accessed by MPU_RBAR and PMU_RLAR. If no MPU region is implemented, this field is reserved. Writing a value corresponding to an unimplemented region is CONSTRAINED UNPREDICTABLE.			

You must write the required region number to this register before accessing the MPU_RBAR or MPU_RLAR.

4.5.13 MPU Region Base Address Register

The MPU_RBAR defines the base address of the MPU region selected by the MPU_RNR.

This register is banked between Security states.

In an implementation with the Security Extension, this register is banked between Security states.

The MPU_RBAR bit assignments are:




Table 101. MPU_RBAR bit assignments

Bits	Name	Function		
[31:5]	BASE	Contains bits[31:5] of the lower inclusive limit of the selected MPU memory region. This value is zero extended to provide the base address to be checked against.		
		Shareability. Defines the	shareability domain of this region for Normal memory.	
		00	Non-shareable.	
		01	UNPREDICTABLE.	
[4:3]	SH	10	Outer shareable.	
		11	Inner Shareable.	
		All other values are rese For any type of Device m	rved. nemory, the value of this field is ignored.	
		Access permissions.		
		00	Read/write by privileged code only.	
[2:1]	AP[2:1]	01	Read/write by any privilege level.	
		10	Read-only by privileged code only.	
		11	Read-only by any privilege level.	

PM0264 - Rev 5 page 214/237



Bits	Name	Function		
		Execute Never. Defines whether code can be executed from this region.		
[0]	XN	Execution only permitted if read permitted.		
		1 Execution not permitted.		

4.5.14 MPU Region Base Address Register Alias, n=1-3

The MPU_RBAR_A<n> provides indirect read and write access to the MPU base address register. Accessing MPU_RBAR_A<n> is equivalent to setting MPU_RNR[7:2]:n[1:0] and then accessing MPU_RBAR for the Security state.

4.5.15 MPU Region Limit Address Register

The MPU_RLAR defines the limit address of the MPU region selected by the MPU_RNR.

This register is banked between Security states.

In an implementation with the Security Extension, this register is banked between Security states.

The MPU RLAR bit assignments are:



Table 102. MPU_RLAR bit assignments

Bits	Name	Function		
[31:5]	LIMIT	Limit address. Contains bits[31:5] of the upper inclusive limit of the selected MPU memory region.		
[31.3]		This value is postfixed with 1F to provide the limit address to be checked against.		
[4]	-	Reserved, res0.		
[3:1]	AttrIndx	Attribute index. Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields.		
	EN	Enable. Region enable.		
[0]		The possible values of this bit are:		
[0]		0 Region disabled.		
		1 Region enabled.		

4.5.16 MPU Region Limit Address Register Alias, n=1-3

The MPU_RLAR_A<n> provides indirect read and write access to the MPU limit address register. Accessing MPU_RLAR_A<n> is equivalent to setting MPU_RNR[7:2]:n[1:0] and then accessing MPU_RLAR for the Security state

4.5.17 MPU Memory Attribute Indirection Registers 0 and 1

The MPU_MAIR0 and MPU_MAIR1 provide the memory attribute encodings corresponding to the AttrIndex values.

These registers are banked between Security states.

In an implementation with the Security Extension, these registers are is banked between Security states.

The MPU_MAIR0 bit assignments are:

PM0264 - Rev 5 page 215/237



31		24 23		16 15		8 7		0
	Attr3		Attr2		Attr1		Attr0	

Attr<n>, bits [8n+7:8n], for Memory attribute encoding for MPU regions with an AttrIndex of n. n= 0 to 3.

The MPU_MAIR1 bit assignments are:

31	24	23	16 15		8 7		0
	Attr7	Attr6		Attr5		Attr4	

Attr<n>, bits [8(n-4)+7:8(n-4)], for n = 4 to 7 Memory attribute encoding for MPU regions with an AttrIndex of n.

MAIR_ATTR defines the memory attribute encoding used in MPU_MAIR0 and MPU_MAIR1, and the bit assignments are:

When MAIR_ATTR[7:4] is 0000:





Table 103. MAIR_ATTR values for bits[3:2] when MAIR_ATTR[7:4] is 0000

Bits	Name	Function		
		Device attributes. Specif	ies the memory attributes for Device.The possible values of this field are:	
		00	Device-nGnRnE.	
[3:2]	Device	01	Device-nGnRE.	
		10	Device-nGRE.	
		11	Device-GRE.	

When MAIR_ATTR[7:4] is not 0000:



PM0264 - Rev 5 page 216/237



Table 104. MAIR_ATTR bit assignments when MAIR_ATTR[7:4] is not 0000

Bits	Name	Function				
		Outer attributes. Specifies	s the Outer memory attributes. The possible values of this field are:			
		0000	Device memory. In this case, refer to Section 4.5.17: MPU Memory Attribute Indirection Registers 0 and 1.			
		00RW	Normal memory, Outer write-through transient (RW is not 00).			
[7:4]	Outer	0100	Normal memory, Outer non-cacheable.			
[]	0 0.10.	01RW	Normal memory, Outer write-back transient (RW is not 00).			
		10RW	Normal memory, Outer write-through non-transient.			
		11RW	Normal memory, Outer write-back non-transient.			
		R and W specify the outer read and write allocation policy: 0 = do not allocate, 1 = allocate.				
		Inner attributes. Specifies	the Inner memory attributes. The possible values of this field are:			
		0000	UNPREDICTABLE.			
		00RW	Normal memory, Inner write-through transient (RW is not 00).			
		0100	Normal memory, Inner non-cacheable.			
[3:0]	Inner	01RW	Normal memory, Inner write-back transient (RW is not 00).			
		10RW	Normal memory, Inner write-through non-transient.			
		11RW	Normal memory, Inner write-back non-transient.			
		R and W specify the oute	r read and write allocation policy: 0 = do not allocate, 1 = allocate.			

4.5.18 MPU mismatch

When access violates the MPU permissions, the processor generates a MemManage fault.

4.5.19 Updating protected memory regions

To update an MPU region, update the attributes in the MPU_RNR, MPU_RBAR and MPU_RLAR registers. To update an SAU region, update the attributes in the SAU_RNR, SAU_RBAR and SAU_RLAR registers.

Updating an MPU region

Simple code to configure one region:

```
; R1 = MPU region number
; R2 = base address, permissions and shareability
; R3 = limit address, attributes index and enable
LDR R0,=MPU_RNR
STR R1, [R0, #0x0] ; MPU_RNR
STR R2, [R0, #0x4] ; MPU_RBAR
STR R3, [R0, #0x8] ; MPU_RLAR
```

Software must use memory barrier instructions:

- Before MPU setup if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings.
- After MPU setup if it includes memory transfers that must use the new MPU settings.

If you want all the MPU memory access behavior to take effect immediately after the programming sequence, use a DSB instruction and an ISB instruction.

PM0264 - Rev 5 page 217/237



Updating an SAU region

Simple code to configure one region:

```
; R1 = SAU region number
; R2 = base address
; R3 = limit address, nonsecure callable attribute and enable
LDR R0,=SAU_RNR
STR R1, [R0, #0x0] ; SAU_RNR
STR R2, [R0, #0x4] ; SAU_RBAR
STR R3, [R0, #0x8] ; SAU_RLAR
```

Software must use memory barrier instructions:

- Before SAU setup if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in SAU settings.
- After SAU setup if it includes memory transfers that must use the new SAU settings.

If you want all the SAU memory access behavior to take effect immediately after the programming sequence, use a DSB instruction and an ISB instruction.

4.5.20 MPU design hints and tips

To update the attributes for an MPU region, update the MPU_RNR, MPU_RBAR, and MPU_RLAR registers. To avoid unexpected behavior, disable the interrupts before updating the attributes of a region that the interrupt handlers might access. When setting up the MPU, and if the MPU has previously been programmed, disable unused regions to prevent any previous region settings from affecting the new MPU setup.

4.5.20.1 MPU configuration for a microcontroller

Usually, a microcontroller system has only a single processor and no caches.

In such a system, program the MPU as follows:

Memory region	MAIR_ATTR.Outer MAIR_ATTRInner	Shareability	Memory type and attributes
Flash memory	0b1010	0	Normal memory, Non-shareable, Write-Through.
Internal SRAM	0b1010	1	Normal memory, Shareable, Write-Through.
External SRAM	0b1111	1	Normal memory, Shareable, Write-Back, write-allocate.
Peripherals	0b0000	-	Always Shareable.

Table 105. Memory region attributes for a microprocessor

In most microcontroller implementations, the cache policy attributes do not affect the system behavior. However, using these settings for the MPU regions makes the application code more portable. The values given are for typical situations. In special systems, such as multiprocessor designs or designs with a separate DMA engine, the shareability attribute might be important. In these cases, refer to the recommendations of the memory device manufacturer.

Shareability attributes define whether the global monitor is used, or only the local monitor is used.

4.6 Floating-Point Unit

The Cortex-M33 Floating-Point Unit (FPU) implements the FPv5 floating-point extensions. The FPU fully supports single-precision add, subtract, multiply, divide, multiply and accumulate, and square root operations. It also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions.

The FPU provides floating-point computation functionality that is compliant with the ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic, referred to as the IEEE 754 standard.

The FPU contains 32 single-precision extension registers, which you can also access as 16 doubleword registers for load, store, and move operations.

PM0264 - Rev 5 page 218/237



Address	Name	Туре	Required privilege	Reset	Description
0xE000EF34	FPCCR	RW	Privileged	0xC0000000	Section 4.6.1: Floating-point Context Control Register
0xE000EF38	FPCAR	RW	Privileged	-	Section 4.6.2: Floating-point Context Address Register
-	FPSCRy	RW	Unprivileged	-	Section 4.6.3: Floating-point Status Control Register
0xE000EF3C	FPDSCR	RW	Privileged	0x00000000	Section 4.6.4: Floating-point Default Status Control Register

Table 106. Floating-point system registers summary

4.6.1 Floating-point Context Control Register

The FPCCR register sets or returns FPU control data.

This register is banked between Security states on a bit by bit basis.

The FPCCR bit assignments are:




Table 107. FPCCR bit assignments with the Security Extension

Bits	Name	Function		
[31]		Automatic state preservation enable. Enables CONTROL.FPCA setting on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit. The possible values of this bit are:		
	ASPEN	Disable CONTROL.FPCA setting on execution of a floating-point instruction.		
		Enable CONTROL.FPCA setting on execution of a floating-point instruction.		
		This bit is banked between Security states.		
		Automatic state preservation enable. Enables lazy context save of floating-point state. The possible values of this bit are:		
		O Disable automatic lazy context save.		
[30]	LSPEN	1 Enable automatic lazy state preservation for floating-point context.		
		Writes to this bit from nonsecure state are ignored if LSPENS is set to one.		
		This bit is not banked between Security states.		

PM0264 - Rev 5 page 219/237



Bits	Name	Function		
		Lazy state preservation enable Secure only. This bit controls whether the LSPEN bit is writeable from the nonsecure state.		
		The possible values of this bit are:		
[29]	LSPENS	LSPEN is readable and writeable from both Security states.		
		LSPEN is readable from both Security states. Writes to LSPEN are ignored from the Nonsecure		
		state.		
		Clear on return. Clear floating-point caller saved registers on exception return.		
		The possible values of this bit are:		
		0 Disabled.		
[28]	CLRONRET	1 Enabled.		
		When set to 1 the caller saved floating-point registers S0 to S15, and FPSCR are cleared on exception return (including tail chaining) if CONTROL.FPCA is set to 1 and FPCCR_S.LSPACT is set to 0.		
		This bit is not banked between Security states.		
		Clear on return Secure only. This bit controls whether the CLRONRET bit is writeable from the nonsecure state.		
		The possible values of this bit are:		
[07]	CL DONDETC	The CLRONRET field is accessibly from both Security states.		
[27]	CLRONRETS	1 The nonsecure view of the CLRONRET field is read-only.		
		This bit is RAZ/WI for a nonsecure state.		
		This bit is not banked between Security states.		
		Treat as Secure. Treat floating-point registers as Secure enable.		
		The possible values of this bit are:		
		0 Disabled.		
		1 Enabled.		
[26]	TS	When set to 0 the floating-point registers are treated as nonsecure even when the core is in the Secure state		
		and, therefore, the callee saved registers are never pushed to the stack. If the floating-point registers never		
		contain data that needs to be protected, clearing this flag can reduce interrupt latency.		
		This bit is not banked between Security states.		
[25-11]	-	Reserved, res0.		
		UsageFault ready. Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the UsageFault exception to pending.		
	UFRDY	The possible values of this bit are:		
[10]		Not able to set the UsageFault exception to pending.		
		1 Able to set the UsageFault exception to pending.		
		This bit is banked between Security states.		

PM0264 - Rev 5 page 220/237



Bits	Name	Function
		Stack pointer limit violation. This bit indicates whether the floating-point context violates the stack pointer limit that was active when lazy state preservation was activated. SPLIMVIOL modifies the lazy floating-point state preservation behavior.
		The possible values of this bit are:
[9]	SPLIMVIOL	The existing behavior is retained.
		The memory accesses associated with the floating-point state preservation are not performed. If the floating-point is in Secure state and FPCCR.TS is set to 1 the registers are still zeroed and the floating-point state is lost.
		This bit is banked between Security states.
		DebugMonitor ready. Indicates whether the software executing when the processor allocated the floatingpoint stack frame was able to set the DebugMonitor exception to pending.
		The possible values of this bit are:
[8]	MONRDY	Not able to set the DebugMonitor exception to pending.
[O]	WONKDT	1 Able to set the DebugMonitor exception to pending.
		If DEMCR.SDME is 1 in nonsecure state this bit is RAZ/WI.
		This bit is not banked between Security states.
		SecureFault ready.
		If accessed from the nonsecure state, this bit behaves as RAZ/WI.
[7]	SFRDY	If accessed from the Secure state, this bit indicates whether the software executing (when the processor allocated the floating-point stack frame) was able to set the SecureFault exception to pending.
		This bit is not banked between Security states.
		BusFault ready. Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the BusFault exception to pending.
	BFRDY	The possible values of this bit are:
[6]		Not able to set the BusFault exception to pending.
		Able to set the BusFault exception to pending.
		If in nonsecure state and AIRCR.BFHFNMINS is zero, this bit is RAZ/WI.
		This bit is not banked between Security states.
		MemManage ready. Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the MemManage exception to pending.
		The possible values of this bit are:
[5]	MMRDY	Not able to set the MemManage exception to pending.
		1 Able to set the MemManage exception to pending.
		This bit is banked between Security states.
		HardFault ready. Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the HardFault exception to pending.
		The possible values of this bit are:
[4]	HFRDY	Not able to set the HardFault exception to pending.
		1 Able to set the HardFault exception to pending.
		If in nonsecure state and AIRCR.BFHFNMINS is zero, this bit is RAZ/WI.
		This bit is not banked between Security states.

PM0264 - Rev 5 page 221/237



Bits	Name	Function		
		Thread mode. Indicates the processor mode when it allocated the floating-point stack frame.		
		The possible values of this bit are:		
		0 Handler mode.		
[3]	THREAD	1 Thread mode.		
		This bit is for fault handler information only and does not interact with the exception model.		
		This bit is banked between Security states.		
		Security status of the floating point context.		
		If accessed from the nonsecure state, this bit behaves as RAZ/WI.		
[2]	S	This bit is updated whenever lazy state preservation is activated, or when a floating-point instruction is executed.		
		The possible values of this bit are:		
		Indicates that the floating-point context belongs to the nonsecure state.		
		1 Indicates that the floating-point context belongs to the Secure state.		
		Indicates the privilege level of the software executing, when the processor allocated the floating point stack.		
		The possible values of this bit are:		
[1]	USER	O Privileged level.		
		1 Unprivileged level.		
		This bit is banked between Security states.		
		Lazy state preservation active. Indicates whether lazy preservation of the floating-point state is active.		
		The possible values of this bit are:		
[0]	LSPACT	Lazy state preservation is not active.		
		1 Lazy state preservation is active.		
		This bit is banked between Security states.		

4.6.2 Floating-point Context Address Register

The FPCAR register holds the location of the unpopulated floating-point register space that is allocated on an exception stack frame.

This register is banked between Security states.

The FPCAR bit assignments are:



Table 108. FPCAR bit assignments

Bits	Name	Function			
[31:3]	ADDRESS	The location of the unpopulated floating-point register space that is allocated on an exception stack frame.			
[2:0]	-	Reserved, res0			

PM0264 - Rev 5 page 222/237



4.6.3 Floating-point Status Control Register

The FPSCR register provides all necessary User level control of the floating-point system.

This register is not banked between Security states.

The FPSCR bit assignments are:




Table 109. FPSCR bit assignments

Bits	Name	Function		
[31]	N	Condition code flags. Floating-point comparison operations update these flags:		
[30]	Z	N Negative condition code flag.		
[29]	С	Z Zero condition code flag.		
[00]		C Carry condition code flag.		
[28]	V	V Overflow condition code flag.		
[27]	-	Reserved, res0.		
		Alternative half-precision control bit:		
[26]	AHP	0 IEEE half-precision format selected.		
		1 Alternative half-precision format selected.		
		Default NaN mode control bit:		
[25]	DN	NaN operands propagate through to the output of a floating-point operation.		
		1 Any operation involving one or more NaNs returns the Default NaN.		
		Flush-to-zero mode control bit:		
[24]	FZ	Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard.		
		1 Flush-to-zero mode enabled.		
		Rounding Mode control field. The encoding of this field is:		
		0b00 Round to Nearest (RN) mode.		
		0b01 Round towards Plus Infinity (RP) mode.		
[23:22]	RMode	0b10 Round towards Minus Infinity (RM) mode.		
		0b11 Round towards Zero (RZ) mode.		
		The specified rounding mode is used by almost all floating-point instructions.		
[21:8]	-	Reserved, res0.		
[7]	IDC	Input Denormal cumulative exception bit, see bits [4:0].		
[6:5]	-	Reserved, res0.		
[4]	IXC	Cumulative exception bits for floating-point exceptions, see also bit[7]. Each of these bits is set to 1 to		
[3]	UFC	indicate that the corresponding exception has occurred since 0 was last written to it.		
[2]	OFC	IDC, bit[7] Input Denormal cumulative exception bit.		
[1]	DZC	INC Inexact cumulative exception bit.		
[0]	IOC	UFC Underflow cumulative exception bit.		
[0]		OFC Overflow cumulative exception bit.		

PM0264 - Rev 5 page 223/237



Bits	Name	Function		
		DZC	Division by Zero cumulative exception bit.	
		IOC	Invalid Operation cumulative exception bit.	

4.6.4 Floating-point Default Status Control Register

The FPDSCR register holds the default values for the floating-point status control data. The processor assigns the floating-point status control data to the FPSCR when it creates a new floating-point context.

This register is banked between Security states.

The FPDSCR bit assignments are:




Table 110. FPDSCR bit assignments

Bits	Name	Function
[31:27]	-	Reserved, res0
[26]	AHP	Default value for FPSCR.AHP
[25]	DN	Default value for FPSCR.DN
[24]	FZ	Default value for FPSCR.FZ
[23:22]	RMode	Default value for FPSCR.RMode
[21:0]	-	Reserved, res0

4.6.5 Code sequence for enabling the FPU

The FPU is disabled from reset. You must enable it before you can use any floating-point instructions. The code sequence shows how to a enable the FPU in privileged mode. The core must be in privileged mode to read from and write to the CPACR.

If the Security Extension is implemented, when the system boots up, the secure software should setup NSACR to determine if the FPU (coprocessor 10 and 11) is accessible from nonsecure side. The Secure software should also configure FPCCR to determine if the FPU is used by Secure software. After that, the FPU can be enabled.

Enabling the FPU

```
CPACR
       EQU 0xE000ED88
       RO, =CPACR
LDR
                             ; Read CPACR
                             ; Set bits 20-23 to enable CP10 and CP11 coprocessors
LDR
        r1, [R0]
        R1, R1, #(0xF << 20)
ORR
STR
       R1, [R0]
                             ; Write back the modified value to the CPACR
DSB
ISB
                             ; Reset pipeline now the FPU is enabled.
```

PM0264 - Rev 5 page 224/237



Revision history

Table 111. Document revision history

Date	Revision	Changes
14-Feb-2020	1	Initial release.
		Added support for STM32U5 series.
		Updated Section Introduction.
		Updated Table 1. Applicable products.
		Updated Section 2.2: Cortex® M33 configurations.
07 May 2022	0	Updated Table 17. Cortex® M33 configuration.
07-Mar-2022	2	Updated Section 2.4.5: Exception priorities.
		Updated Table 23. Extended priority when the number of interrupt priority levels is 8.
		Added Table 24. Extended priority when the number of interrupt priority levels is 16.
		Updated Section 4.2.7: Interrupt Priority Registers.
	3	Added support for STM32H5 series.
23-Feb-2023		Updated Table 1. Applicable products.
		Updated Table 17. Cortex® M33 configuration.
24-May-2024		Added STM32MP25xx devices in Table 1. Applicable products, Section 2.2: Cortex [®] M33 configurations, and Table 17. Cortex [®] M33 configuration.
		Updated SPSEL in Table 16. CONTROL register bit assignments.
05-Feb-2025	5	Added STM32U3xx devices in Table 1. Applicable products, Section 2.2: Cortex [®] M33 configurations, and Table 17. Cortex [®] M33 configuration.

PM0264 - Rev 5 page 225/237



Contents

1	Abo	ut this (document	2
	1.1	Typog	raphic conventions	2
	1.2	List of	f abbreviations for registers	2
	1.3	About	the Cortex®-M33 processor and core peripherals	2
		1.3.1	System-level interface	5
		1.3.2	Security Extension	5
		1.3.3	Integrated configurable debug	5
		1.3.4	Cortex®-M33 processor features and benefits summary	5
		1.3.5	Cortex®-M33 processor core peripherals	6
2	The	Cortex	[®] -M33 processor	7
	2.1	Progra	ammer's model	7
		2.1.1	Processor modes and privilege levels for software execution	7
		2.1.2	Security states	7
		2.1.3	Core registers	7
		2.1.4	Exceptions and interrupts	19
		2.1.5	Data types and data memory accesses	19
		2.1.6	The Cortex Microcontroller Software Interface Standard	19
	2.2	Cortex	x [®] M33 configurations	19
	2.3	Memo	ory model	20
		2.3.1	Processor memory map	21
		2.3.2	Memory regions, types, and attributes	22
		2.3.3	Device memory	22
		2.3.4	Secure memory system and memory partitioning	22
		2.3.5	Behavior of memory accesses	23
		2.3.6	Software ordering of memory accesses	24
		2.3.7	Memory endianness	25
		2.3.8	Synchronization primitives	25
		2.3.9	Programming hints for the synchronization primitives	27
	2.4	Excep	otion model	27
		2.4.1	Exception states	27
		2.4.2	Exception types	27
		2.4.3	Exception handlers	31
		2.4.4	Vector table	32
		2.4.5	Exception priorities	33
		2.4.6	Interrupt priority grouping	35



		2.4.7	Exception entry and return	35
	2.5	Securit	ty state switches	40
	2.6	Fault h	andling	41
		2.6.1	Fault types reference table	41
		2.6.2	Fault escalation to HardFault	42
		2.6.3	Fault status registers and fault address registers	43
		2.6.4	Lockup	44
	2.7	Power	management	44
		2.7.1	Entering sleep mode	44
		2.7.2	Wake-up from sleep mode	44
		2.7.3	The external event input	45
		2.7.4	Power management programming hints	45
3	The	Cortex [®]	⁹ -M33 Instruction Set	46
	3.1	Instruc	tion set summary	46
		3.1.1	Binary compatibility with other Cortex processors	57
	3.2	CMSIS	functions	57
		3.2.1	List of CMSIS functions to generate some processor instructions	57
		3.2.2	CMSE	58
		3.2.3	CMSIS functions to access the special registers	58
		3.2.4	CMSIS functions to access the nonsecure special registers	59
	3.3	About t	the instruction descriptions	60
		3.3.1	Operands	60
		3.3.2	Restrictions when using PC or SP	60
		3.3.3	Flexible second operand	60
		3.3.4	Shift Operations	61
		3.3.5	Address alignment	63
		3.3.6	PC-relative expressions	64
		3.3.7	Conditional execution	64
		3.3.8	Instruction width selection	66
	3.4	Genera	al data processing instructions	66
		3.4.1	ADD, ADC, SUB, SBC, and RSB	68
		3.4.2	AND, ORR, EOR, BIC, and ORN	70
		3.4.3	ASR, LSL, LSR, ROR, and RRX	71
		3.4.4	CLZ	72
		3.4.5	CMP and CMN	73
		3.4.6	MOV and MVN	
		3.4.7	MOVT	75



	3.4.8	REV, REV16, REVSH, and RBIT	75
	3.4.9	SADD16 and SADD8	76
	3.4.10	SASX and SSAX	77
	3.4.11	SEL	79
	3.4.12	SHADD16 and SHADD8	79
	3.4.13	SHASX and SHSAX	80
	3.4.14	SHSUB16 and SHSUB8	81
	3.4.15	SSUB16 and SSUB8	82
	3.4.16	TST and TEQ	83
	3.4.17	UADD16 and UADD8	84
	3.4.18	UASX and USAX	85
	3.4.19	UHADD16 and UHADD8	87
	3.4.20	UHASX and UHSAX	88
	3.4.21	UHSUB16 and UHSUB8	89
	3.4.22	USAD8	89
	3.4.23	USADA8	90
	3.4.24	USUB16 and USUB8	91
3.5	Multiply	and divide instructions	92
	3.5.1	MUL, MLA, and MLS	93
	3.5.2	SDIV and UDIV	94
	3.5.3	SMLAWB, SMLAWT, SMLABB, SMLABT, SMLATB, and SMLATT	94
	3.5.4	SMLAD and SMLADX	96
	3.5.5	SMLALD, SMLALDX, SMLALBB, SMLALBT, SMLALTB, and SMLALTT	97
	3.5.6	SMLSD and SMLSLD	98
	3.5.7	SMMLA and SMMLS	. 100
	3.5.8	SMMUL	. 101
	3.5.9	SMUAD and SMUSD	. 102
	3.5.10	SMUL and SMULW	. 103
	3.5.11	UMULL, UMAAL, UMLAL, SMULL, and SMLAL	. 104
3.6	Saturati	ng instructions	. 105
	3.6.1	SSAT and USAT	. 106
	3.6.2	SSAT16 and USAT16	. 107
	3.6.3	QADD and QSUB	. 108
	3.6.4	QASX and QSAX	. 109
	3.6.5	QDADD and QDSUB	. 110
	3.6.6	UQASX and UQSAX	. 111
	3.6.7	UQADD and UQSUB	. 112
	01011		



	3.7.1	PKHBT and PKHTB	. 113
	3.7.2	SXTA and UXTA	. 114
	3.7.3	SXT and UXT	. 116
3.8	Bit field	instructions	. 117
	3.8.1	BFC and BFI	. 118
	3.8.2	SBFX and UBFX	. 118
3.9	Branch	and control instructions	. 119
	3.9.1	List of branch and control instructions	. 119
	3.9.2	B, BL, BX, and BLX	. 119
	3.9.3	BXNS and BLXNS	. 120
	3.9.4	CBZ and CBNZ	. 121
	3.9.5	IT	. 122
	3.9.6	TBB and TBH	. 123
3.10	Floating	g-point instructions	. 124
	3.10.1	FLDMDBX, FLDMIAX	. 126
	3.10.2	FSTMDBX, FSTMIAX	. 126
	3.10.3	VABS	. 127
	3.10.4	VADD	. 127
	3.10.5	VCMP and VCMPE	. 128
	3.10.6	VCVT and VCVTR between floating-point and integer	. 129
	3.10.7	VCVT between floating-point and fixed-point	. 129
	3.10.8	VDIV	. 130
	3.10.9	VFMA and VFMS	. 131
	3.10.10	VFNMA and VFNMS	. 131
	3.10.11	VLDM	. 132
	3.10.12	VLDR	. 133
	3.10.13	VLLDM	. 134
	3.10.14	VLSTM	. 134
	3.10.15	VMLA and VMLS	. 135
	3.10.16	VMOV Immediate	. 135
	3.10.17	VMOV Register	. 136
	3.10.18	VMOV scalar to core register	. 136
	3.10.19	VMOV core register to single-precision	. 137
	3.10.20	VMOV two core registers to two single-precision registers	. 137
	3.10.21	VMOV two core registers and a double-precision register	. 138
	3.10.22	VMOV core register to scalar	. 138
	3.10.23	VMRS	. 139
	3.10.24	VMSR	. 139



	3.10.25	VMUL	140
	3.10.26	VNEG	140
	3.10.27	VNMLA, VNMLS and VNMUL	141
	3.10.28	VPOP	141
	3.10.29	VPUSH	142
	3.10.30	VSQRT	142
	3.10.31	VSTM	143
	3.10.32	VSTR	143
	3.10.33	VSUB	144
	3.10.34	VSEL	145
	3.10.35	VCVTA, VCVTM VCVTN, and VCVTP	145
	3.10.36	VCVTB and VCVTT	146
	3.10.37	VMAXNM and VMINNM	147
	3.10.38	VRINTR and VRINTX	147
	3.10.39	VRINTA, VRINTN, VRINTP, VRINTM, and VRINTZ	148
3.11	Miscella	aneous instructions	48
	3.11.1	BKPT	149
	3.11.2	CPS	150
	3.11.3	CPY	150
	3.11.4	DMB	150
	3.11.5	DSB	151
	3.11.6	ISB	151
	3.11.7	MRS	152
	3.11.8	MSR	153
	3.11.9	NOP	153
	3.11.10	SEV	154
	3.11.11	SG	154
	3.11.12	SVC	154
	3.11.13	TT, TTT, TTA, and TTAT	155
	3.11.14	UDF	156
	3.11.15	WFE	156
	3.11.16	WFI	157
	3.11.17	YIELD	157
3.12	Memory	y access instructions	57
	3.12.1	ADR	158
	3.12.2	LDR and STR, immediate offset	159
	3.12.3	LDR and STR, register offset	161
	3.12.4	LDR and STR, unprivileged	162



		3.12.5	LDR, PC-relative	. 163
		3.12.6	LDM and STM	. 165
		3.12.7	PLD	. 166
		3.12.8	PUSH and POP	. 167
		3.12.9	LDA and STL	. 168
		3.12.10	LDREX and STREX	. 169
		3.12.11	LDAEX and STLEX	. 170
		3.12.12	CLREX	. 171
4	Cort	ex®-M33	peripherals	173
	4.1	About th	ne Cortex®-M33 peripherals	.173
	4.2		Vectored Interrupt Controller	
		4.2.1	Accessing the NVIC registers using CMSIS	
		4.2.2	Interrupt Set Enable Registers	
		4.2.3	Interrupt Clear Enable Registers	. 176
		4.2.4	Interrupt Set Pending Registers - Cortex-M33	. 176
		4.2.5	Interrupt Active Bit Registers	. 177
		4.2.6	Interrupt Target nonsecure Registers	. 177
		4.2.7	Interrupt Priority Registers	. 177
		4.2.8	Interrupt Clear Pending Registers	. 178
		4.2.9	Software Trigger Interrupt Register	. 179
		4.2.10	Level-sensitive and pulse interrupts	. 179
		4.2.11	NVIC usage hints and tips	. 180
	4.3	System	Control Block	.180
		4.3.1	Coprocessor Access Control Register	. 181
		4.3.2	Nonsecure Access Control Register	. 182
		4.3.3	Auxiliary Control Register	. 182
		4.3.4	CPUID Base Register	. 184
		4.3.5	Interrupt Control and State Register	. 184
		4.3.6	Vector Table Offset Register	. 187
		4.3.7	Application Interrupt and Reset Control Register	. 188
		4.3.8	System Control Register	. 191
		4.3.9	Configuration and Control Register	. 192
		4.3.10	System Handler Priority Registers	. 194
		4.3.11	System Handler Control and State Register	. 195
		4.3.12	Configurable Fault Status Register	. 197
		4.3.13	HardFault Status Register	. 201
		4.3.14	MemManage Fault Address Register	. 202
		4.3.15	BusFault Address Register	. 202



List	of figu	ıres		236
List	of tabl	les		233
Revi	ision h	istory .		225
		4.6.5	Code sequence for enabling the FPU	
		4.6.4	Floating-point Default Status Control Register	
		4.6.3	Floating-point Status Control Register	
		4.6.2	Floating-point Context Address Register	
		4.6.1	Floating-point Context Control Register	. 219
	4.6	Floating	-Point Unit	.218
		4.5.20	MPU design hints and tips	. 218
		4.5.19	Updating protected memory regions	. 217
		4.5.18	MPU mismatch	. 217
		4.5.17	MPU Memory Attribute Indirection Registers 0 and 1	. 215
		4.5.16	MPU Region Limit Address Register Alias, n=1-3	. 215
		4.5.15	MPU Region Limit Address Register	. 215
		4.5.14	MPU Region Base Address Register Alias, n=1-3	. 215
		4.5.13	MPU Region Base Address Register	. 214
		4.5.12	MPU Region Number Register	. 213
		4.5.11	MPU Control Register	. 212
		4.5.10	MPU Type Register	. 212
		4.5.9	Memory Protection Unit	. 211
		4.5.8	Secure Fault Address Register	. 210
		4.5.7	Secure Fault Status Register	. 209
		4.5.6	Security Attribution Unit Region Limit Address Register	
		4.5.5	Security Attribution Unit Region Base Address Register	
		4.5.4	Security Attribution Unit Region Number Register	
		4.5.3	Security Attribution Unit Type Register	
		4.5.2	Security Attribution Unit Control Register	
		4.5.1	Security Attribution Unit	
	4.5	Security	Attribution and Memory Protection	
		4.4.5	SysTick usage hints and tips	
		4.4.4	SysTick Calibration Value Register	. 205
		4.4.3	SysTick Current Value Register	. 205
		4.4.2	SysTick Reload Value Register	. 204
		4.4.1	SysTick Control and Status Register	. 203
	4.4	System	timer, SysTick	.203
		4.3.16	System control block design hints and tips	. 203



List of tables

Table 1.	Applicable products	. 1
Table 2.	Core register set summary without the Security Extension	. 9
Table 3.	Core register set summary with the Security Extension	. 10
Table 4.	Stack pointer register without the Security Extension	. 11
Table 5.	Stack pointer register with the Security Extension	. 11
Table 6.	Stack limit registers without the Security Extension	. 12
Table 7.	Stack limit registers with the Security Extension	. 12
Table 8.	MSPLIM and PSPLIM register bit assignments	. 12
Table 9.	xPSR register combinations	. 13
Table 10.	APSR bit assignments	. 14
Table 11.	IPSR bit assignments	. 14
Table 12.	EPSR bit assignments	. 15
Table 13.	PRIMASK register bit assignments	. 16
Table 14.	FAULTMASK register bit assignments	. 17
Table 15.	BASEPRI register bit assignments	. 17
Table 16.	CONTROL register bit assignments	. 18
Table 17.	Cortex® M33 configuration	. 19
Table 18.	Memory access behavior	
Table 19.	Memory region shareability and cache policies	24
Table 20.	CMSIS functions for exclusive access instructions	
Table 21.	Properties of the different exception types with the Security Extension	
Table 22.	Properties of the different exception type without the Security Extensions	
Table 23.	Extended priority when the number of interrupt priority levels is 8	
Table 24.	Extended priority when the number of interrupt priority levels is 16	
Table 25.	Exception return behavior	
Table 26.	Exception return behavior	
Table 27.	Security state transitions	
Table 28.	Faults.	
Table 29.	Fault status and fault address registers	43
Table 30.	Cortex-M33 instruction set summary	
Table 31.	CMSIS functions to generate some Cortex-M33 processor instructions	
Table 32.	CMSIS functions to access the special registers	
Table 33.	CMSIS intrinsic functions to access the nonsecure special registers	
Table 34.	Condition code suffixes	65
Table 35.	Data processing instructions	
Table 36.	Multiply and divide instructions	
Table 37.	Saturating instructions	105
Table 38.	Packing and unpacking instructions	
Table 39.	Bit field instructions	
Table 40.	Branch and control instructions	
Table 41.	Branch ranges	
Table 42.	Floating-point instructions	
Table 43.	Miscellaneous instructions	149
Table 44.	Security state and access permissions in the destination register	155
Table 45.		158
Table 46.	•	160
Table 47.	·	164
Table 48.		173
Table 49.		174
Table 50.	·	174
Table 51.		175
Table 52.		176
Table 53.	<u> </u>	176





Table 54.	NVIC_IABRn bit assignments	
Table 55.	NVIC_ITNSn bit assignments	
Table 56.	NVIC_IPRn bit assignments	
Table 57.	NVIC_ICPRn bit assignments	
Table 58.	STIR bit assignments	
Table 59.	Summary of the system control block registers	
Table 60.	CPACR bit assignments	
Table 61.	NSACR bit assignments	
Table 62.	ACTLR bit assignments	
Table 63.	CPUID bit assignments	
Table 64.	ICSR bit assignments with the Security Extension	
Table 65.	VTOR bit assignments	
Table 66.	AIRCR bit assignments without the Security Extension	
Table 67.	AIRCR bit assignments with the Security Extension	
Table 68.	Priority grouping	
Table 69.	AIRCR bit assignments with the Security Extension	
Table 70.	CCR bit assignments with the Security Extension	
Table 71.	System fault handler priority fields	
Table 72.	SHPR1 register bit assignments	
Table 73.	SHPR2 register bit assignments	
Table 74.	SHPR3 register bit assignments	
Table 75.	CCR bit assignments with the Security Extension	
Table 76.	MMFSR bit assignments	
Table 77.	BFSR bit assignments	
Table 78.	UFSR bit assignments	
Table 79.	HFSR bit assignments	
Table 80.	MMFAR bit assignments	
Table 81.	BFAR bit assignments	
Table 82.	CMSIS function for system control	
Table 83.	System timer registers summary	
Table 84.	SYST_CSR bit assignments	
Table 85.	SYST_RVR bit assignments	
Table 86.	SYST_CVR bit assignments	
Table 87.	SYST_CALIB register bit assignments	205
Table 88.	SAU registers summary	
Table 89.	SAU_CTRL bit assignments	207
Table 90.	SAU_TYPE bit assignments	207
Table 91.	SAU_RNR bit assignments	
Table 92.	SAU_RBAR bit assignments	
Table 93.	SAU_RLAR bit assignments	
Table 94.	SFSR bit assignments	
Table 95.	SFAR bit assignments	
Table 96.	Memory attributes summary	
Table 97.	MPU registers summary	
Table 98.	MPU_TYPE bit assignments	
Table 99.	MPU_CTRL bit assignments	
	MPU_RNR bit assignments	
	MPU_RBAR bit assignments	
	MPU_RLAR bit assignments	
	MAIR_ATTR values for bits[3:2] when MAIR_ATTR[7:4] is 0000	
	MAIR_ATTR bit assignments when MAIR_ATTR[7:4] is not 0000	
	Memory region attributes for a microprocessor	
	Floating-point system registers summary	
	FPCCR bit assignments with the Security Extension	
Table 108.	FPCAR bit assignments	222

PM0264





Table 109.	FPSCR bit assignments	223
Table 110.	FPDSCR bit assignments	224
Table 111.	Document revision history	225

PM0264 - Rev 5 page 235/237





List of figures

Figure 1.	STM32 Cortex®-M33 processor implementation without the security extension	. 3
Figure 2.	STM32 Cortex®-M33 processor implementation with the security extension	. 4
Figure 3.	Core registers without the Security Extension	. 8
Figure 4.	Core registers with the Security Extension	10
Figure 5.	Cortex-M33 processor memory map	21
Figure 6.	Little-endian example	25
Figure 7.	Vector table	32
Figure 8.	Vector table	33
Figure 9.	Stack frame when an interrupt or an exception is preserved on the stack with or without floating-point state	36
Figure 10.	Stack frame extended to save additional context when the Security Extension is implemented	37
Figure 11.	Extended exception stack frame	38
Figure 12.	Security state transitions	41
Figure 13.	ASR #3	
Figure 14.	LSR #3	62
Figure 15.	LSL #3	63
Figure 16.	ROR #3	
Figure 17.	RRX	63



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

PM0264 - Rev 5 page 237/237