

Schematic diagrams

Figure 1. AEK-POW-BMSLV circuit schematic (1 of 11)




Figure 2. AEK-POW-BMSLV circuit schematic (2 of 11)




Figure 3. AEK-POW-BMSLV circuit schematic (3 of 11)




Figure 5. AEK-POW-BMSLV circuit schematic (5 of 11)

I2C/SMB			
DIS	Digital Input/Output (Open-Drain)	Local	High

DESCRIPTION: Open-drain input. Pull-up is with external resistor connected to V_{IO}. When DIS is in high, I2C/SMB enables in the power mode. When DIS is low, I2C/SMB is disabled and entering in Normal mode. It can be either pulled down to the GND to enable the I2C/SMB or pulled down internally when a master condition occurs. I2C/SMB is allowed by the MCE. Pin is internally pulled up with 100 kΩ resistor. Input threshold is 0.7 V_{IO} for I2C and 0.8 V_{IO} for SMB.

I2C/SMB			
SDO	Analog Input/Output	Global	Low
SDM	Analog Input/Output	Global	Low
TXAMP	Digital Input	Local	Low
SDPREG	Digital Input	Local	Low

SPI			
SDO	Digital Output (Push-Pull)	Local	-

DESCRIPTION: SPI Serial Data Output. Needs external pull-up/pull-down resistor to define inactive level.




Figure 6. AEK-POW-BMSLV circuit schematic (6 of 11)

Pin Name	uC Pin	Pin Number	Port
M95XX_WPROT	GPIO_002	109	PA2
M95XX_HOLD	GPIO_001	110	PA1
M95XX_CS	SPI_2	111	PA12
M95XX_SCK	SPI_2	112	PA13
M95XX_MOSI	SPI_2	113	PA0
M95XX_MISO	SPI_2	114	PG15





Figure 7. AEK-POW-BMSLV circuit schematic (7 of 11)


Possible:
 - VNQ7050AJTR
 - VNQ7140AJTR
 - VNQ5E160KTR-E

Pin Name	uC Pin	Pin Number	Port
VNQ7050_IN_1	GPIO_107	47	PG11
VNQ7050_IN_2	GPIO_108	48	PG12
VNQ7050_IN_3	GPIO_079	49	PE15
VNQ7050_IN_4	GPIO_078	50	PE14
VNQ7050_FAULT	GPIO_020	51	PB4
VNQ7050_SEN	GPIO_077	52	PE13
VNQ7050_SEL_0	GPIO_059	53	PD11
VNQ7050_SEL_1	GPIO_019	54	PB3
VNQ7050_CSENSE	ADC3_65	55	PB2


Figure 8. AEK-POW-BMSLV circuit schematic (8 of 11)
Opamp Temp 1 - 4


Figure 9. AEK-POW-BMSLV circuit schematic (9 of 11)

Opamp










Figure 10. AEK-POW-BMSLV circuit schematic (10 of 11)



Name	uC Pin	Pin Number	Port
TJA1057_TX	CAN2_TX	118	PA10
TJA1057_RX	CAN2_RX	119	PA11
TJA1057_S	GPIO_114	120	PH2

Figure 11. AEK-POW-BMSLV circuit schematic (11 of 11)


Pin Name	uC Pin	Pin Number	Port
GDRIVER_CS	SPI_3	5	PC7
GDRIVER_MOSI	SPI_3	6	PC6
GDRIVER_MISO	SPI_3	7	PC5
GDRIVER_SCK	SPI_3	8	PC4
GDRIVER_SFSTN	GPIO_035	9	PC3
GDRIVER_PRECHARGE	GPIO_184	10	PL8
GDRIVER_LDO_EN	GPIO_034	11	PC2
GDRIVER_INT	MIOS0_09	12	PC1
GDRIVER_ENABLE	GPIO_032	13	PC0
GDRIVER_TMOS_1	ADC1_12	15	PE1
GDRIVER_TMOS_2	ADC1_13	16	PE2
GDRIVER_CSENSE	ADC1_15	17	PD12



IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved