

GND

Schematic diagrams

VSREG WU1 DIR/WU2 NRESET V2 OUT4 OUT4 DI OUT3 OUT3 OUT2 19 OUT2 CLK 18 LIN_RX OUT1 OUT1 RxD_L 17 CAN_RX RxD_C TXD_C NC Debug SGND TAD_T Σ GND LIN TX WU1 WU1_IN S1 430152043826 DIAGN

Figure 1. AEK-POW-SPSB081 circuit schematic



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved

AEK-POW-SPSB081 - Rev 1 page 2/2