

PCB4109A; VL53L5CX-Satel.PrjPcb

VL53L5CX-Satel

PCB4109


28/06/2022

SHEET 01: Title
SHEET 02: Schematic

REVISION HISTORY

DATE	VERSION	NAME	DESCRIPTION
11/01/2021	000		Initial Draft
11/01/2021	001		No Fit components selected
18/01/2021	002		Level shifters changed. Various pin and net names changed. Connector now 6 + 3 way
18/01/2021	003		Signals on level shifters and connectors re-ordered
19/01/2021	004		Label on Title sheet corrected Removed level shifters and associated components
19/01/2021	005		Added solder bridge options for I2C signals
20/01/2021	006		Added solder bridge options for AVDD supply
21/01/2021	007		Changed solder bridge defaults for I2C pullups
25/01/2021	008		Satellite connectors changed to 9-pin
26/01/2021	009		Satellite connectors' nets reordered to aid layout
31/03/2021	010		Added PCB symbol on Title page.
13/04/2021	011		Corrected footprints on R4, R4 and MP1
29/04/2021	012		Variant 00B. Changed LDO to "D" version. R3 made DNF
27/06/2022	013		Added a new variant 01B

Variant	Description
00B	AVDD from onboard LDO
01B	AVDD from connector



STMicroelectronics

This drawing is the property of STMicroelectronics and must not be copied or reproduced in any way without the written permission of STMicroelectronics

Design Name:

PCB4109A; VL53L5CX-Satel.PrjPcb

Drawn By:

Date:

28/06/2022 08:50:58

SHEET 1 OF 2

Sheet Name:

Title.SchDoc

Dwg. No:

PCB4109

Rev:





A

Ver:

013


Variant:

00B



All pads 0.8 x 1.6mm,
top pads inline with
bottom pads

Top (device) edge pads	Bottom edge pads
TP1	TP2
TP3	TP4
TP5	TP6
TP7	TP8
TP9	TP10
TP11	TP12
TP13	TP14
TP15	TP16



MP1
PCBXXXXY LABEL 10 x 3.5mm
Label and PCB Number Placeholder