

Potential isolation issue between CPU1 and CPU2 on STM32WB5x, STM32WB3x, STM32WB1x, and STM32WL5x

Overview

This security advisory pertains to a potential isolation issue between CPU1 and CPU2 for the further listed affected products.

Affected products

Product	Version	Туре	Note
STM32WB5x devices	Any	Silicon product	-
STM32WB3x devices	Any	Silicon product	-
STM32WB1x devices	Any	Silicon product	-
STM32WL5x devices	Any	Silicon product	-

Description

Software running on the CPU1 subsystem can interfere with the CPU2 subsystem thus breaking the isolation between those subsystems, even when the system security flag is enabled (the ESE bit is set to 1).

Impact

If an attacker can introduce and execute software on CPU1, they can use CPU1 to take control over the CPU2 subsystem software execution.

For example, when two different application owners execute software on CPU1 and CPU2, respectively, the isolation is not guaranteed and the CPU1 software can access to or interfere with the CPU2 subsystem.

Remediation

Do not use the CPU2 subsystem to store or manage assets that must be isolated from the CPU1 subsystem.

Credit

Johannes Obermaier, Amazon Tim Nordell, Airgain Inc. Simeon Hoffmann, CISPA Helmholtz Center for Information Security

The individuals above contacted ST separately.

Contact information

psirt@st.com



Revision history

Table 1. Document revision history

Date	Version	Changes
17-Dec-2024	1	Initial version.

SA0024 - Rev 1 page 2/3



IMPORTANT NOTICE - READ CAREFULLY

The STMicroelectronics group of companies (ST) places a high value on product security, and strives to continuously improve its products. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attack including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by a customer to create their end product or application. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is responsible for determining if the level of security protection in and ST product meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.

ST Technical Notes, security bulletins, security advisories, and the like (including suggested mitigations), and security features of ST products (inclusive of any hardware, software, documentation, and the like), together with any enhanced security features added by ST and any technical assistance and/or recommendations provided by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.

ST reserves the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Customer should obtain the latest relevant information on ST products before placing orders.

Customers are solely responsible for the choice, selection, and use of ST products, and ST assumes no liability for application assistance or the design of customers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics - All rights reserved

SA0024 - Rev 1 page 3/3