



Technical note

# ACEPACK 1 and 2, SiC power modules: how to read our datasheet

### **Introduction**

This technical note is intended to explain the parameters included in a power module datasheet and guide the customer toward the best choice according to their specific application. This document provides the designer with sufficient information to establish the limits of the device. The datasheet values listed are referred to the parameters tested in the characterization lab and at the production site.

For this document, an ACEPACK 2 power module has been chosen as a reference: A2F12M12W2-F1 datasheet is considered in the next paragraphs.

STMicroelectronics' datasheet for SiC based devices is structured as listed below:

- Datasheet general information, mainly listed in front page.
- Absolute maximum ratings of SiC MOSFET
- Electrical characteristics in operating conditions for single switch inside the module
- NTC thermistor characteristics
- Package features
- Circuit output and package outline



<span id="page-1-0"></span>

# **1 Datasheet general information**

The first datasheet page shows the primary details regarding the power module.

**Figure 1. Datasheet layout**



<span id="page-2-0"></span>

# **1.1 ACEPACK 1 and ACEPACK 2 nomenclature**

The nomenclature of ACEPACK 1 and 2 is explained in Figure 2. Layout nomenclature.

**Figure 2. Layout nomenclature**



GADG230120231046SA

<span id="page-3-0"></span>W

# **2.1 Absolute maximum rating description**

### **Figure 3. Absolute maximum rating**



*1. Pulse width limited by maximum junction temperature.*

GADG230120231110SA

- Drain-source voltage: the allowable peak drain source voltage.
- **Gate-source voltage:** allowable gate source voltage range without damaging the gate oxide.
- Gate-source voltage (recommended operating values): recommended operating voltage gate drive for achieving the proper  $R_{DS(0n)}$ .
- **The DC drain current:** this value is based on total power dissipation. The maximum drain current of a module can be calculated with equation

$$
I_D = \sqrt{\frac{(T_f \text{max} - T_C)}{R_{DS}(on) \cdot R_{th} / C}}
$$
\n(1)

Where:

 $J =$  junction

 $C = case$ 

• **Repetitive peak drain current:** the nominal drain current that can be exceeded in an application for a short time. This is defined as the repetitive peak drain current and represents the maximum value of the pulsed current, which allows the device to stay within the SOA (safe operating area). From a theoretical point of view, these values can be derived from feasible power dissipation and the transient thermal impedance  $Z_{th}$ if the duration of the overcurrent condition is defined. However, this theoretical value does not consider any limitations of bond wires, bus bars or power connectors. Therefore, the datasheet value is quite low compared to a calculated value based on theory, but represents a safe operating parameter considering all the practical limitations of the power module.

## <span id="page-4-0"></span>**2.2 Thermal data**

### **Figure 4. Thermal data**



GADG230120231114SA

This data shows the thermal junction-to-case resistance for each switch.

Thermal resistance relates to the heat conduction properties of the power module (temperature per unit of power, °C/W). The main power losses of the SiC module are dissipated from the die to the heat sink through different materials, as shown in Figure 5. Thermal resistance scheme for power module:

**R**<sub>thJC</sub>: thermal resistance from the die junction to the case. It is the thermal resistance when the module is mounted on the heat sink with specific thermal interface material (TIM).

$$
R_{thJC} = \frac{T_f \text{max} - T_C}{P_a \text{ppl}}
$$
\n<sup>(2)</sup>

**R**<sub>thJH</sub>: thermal resistance from the die to heat sink this is determined by:

$$
R_{thJH} = \frac{T_f \text{max} - T_{heat} \text{ sink}}{P_a \text{appl}} \tag{3}
$$

### **Figure 5. Thermal resistance scheme for power module**



GADG230120231119SA

The thermal impedance behavior can therefore be modeled with the appropriate coefficients of the SiC module and represented in a  $Z_{thJC}$  (t) graph, as shown in Figure 6. Maximum transient thermal impedance:

#### **Figure 6. Maximum transient thermal impedance**



GADG230120231135SA

# **2.3 Electrical characteristic 2 Electrical characteristics**

<span id="page-5-0"></span>W



### **Figure 7. On/off state**

GADG230120231138SA

#### **Symbol Parameter Test conditions Min. Typ. Max. Unit RDS(on) characteristics**

This parameter states the resistance between drain and source for a specified drain current. This value is temperature dependent. The  $R_{DS(on)}$  of ACEPACK SiC MOSFET increases with temperature and decreases with  $\rm V_{GS}$  . The typical drain-source on state resistance is determined by the output characteristic measurement at the same drain current I<sub>D</sub>. During the output characteristics measurement, the voltage drop is measured. It is always measured on module pins. Figure 8. Typical output characteristics T<sub>J</sub> = 25 °C and [Figure 9. Typical](#page-6-0) resistance is evaluated from the voltage drop with the following formula: [output characteristics T](#page-6-0)<sub>J</sub> = 150 °C show the output characteristic @ 25 °C and 150 °C. The drain-source on-state

$$
R_{DS}(on) = \frac{V_{DS}(V_{GS} fixed)}{I_D} \tag{4}
$$

### **Figure 8. Typical output characteristics T<sub>J</sub> = 25 °C**



GADG230120231147SA

### <span id="page-6-0"></span>**Figure 9. Typical output characteristics TJ = 150 °C**



GADG230120231149SA

### **VGS threshold voltage**

The threshold voltage,  $V_{GS(th)}$ , is the gate-source voltage needed for current to start flowing through the channel of the device at a specific drain-to-source current. [Figure 7. On/off state](#page-5-0) shows the threshold test condition. This threshold voltage  $V_{GS(th)}$  is measured by applying  $V_{GS}=V_{DS}$  by forcing current  $I_{DS}=5$  mA. From the results, the typical threshold voltage V<sub>GS(th)</sub> equals 3.1 V at 25 °C and  $I_{DS}$ =5 mA. The behavior of V<sub>GS(th)</sub> vs current and temperature is shown by the transfer charactheristic graph, see Figure 10. Typical transfer characteristics.

#### **Figure 10. Typical transfer characteristics**



GADG230120231158SA

#### **IDSS e IGSS leakage current**

Two major types of leakage currents are shown in [Figure 7. On/off state](#page-5-0) of the datasheet:

- I<sub>DSS</sub>: the maximum drain-source cut-off current, which describes the leakage current between the drain and source when the SiC inside module is in blocking mode
- $I<sub>GSS</sub>$ : the gate-source leakage current gives some indication about the maximum leakage current between gate and source with drain-source short-circuited and maximum gate source voltage applied.

#### **Capacitances (Ciss, Crss and Coss)**

In a SiC power MOSFET, the gate is insulated by a thin silicon oxide. Therefore, a SiC MOSFET has capacitances between the input and output terminal gate-drain, gate-source, and drain-source terminals. The gate-drain capacitance C<sub>gd</sub> and the gate-source capacitance C<sub>gs</sub> are mainly determined by the structure of the gate terminal, while the drain-source capacitance  $C_{ds}$  is determined by the capacitance of the vertical junction.

$$
C_{ISS} = C_{gs} + C_{gd} \tag{5}
$$



GADG230120231201SA

The C<sub>oss</sub>: the output capacitance is the sum of the drain-source capacitance and the gate-drain capacitance:

$$
C_{OSS} = C_{ds} + C_{gd} \tag{6}
$$

The reverse transfer capacitance  $-$  C<sub>rss</sub> reverse transfer capacitance:

$$
C_{rss} = C_{gd} \tag{7}
$$

### **Gate resistance (RG)**

The internal gate resistance, RG, is inversely proportional to die size and a given breakdown voltage. Since a SiC MOSFET die is much smaller than a silicon MOSFET die, internal gate resistance tends to be higher. The real benefit of the smaller SiC MOSFET die comes in the form of lower input capacitance, C<sub>ISS</sub>, which translates to lower required gate charge, Q<sub>G</sub>.

#### **Gate charge (Qg)**

When  $V_{GS}$  is applied, a certain amount of charge is transferred to change the gate voltage between  $V_{GS(M|N)}$  and  $V_{GS(MAX)}$  (V<sub>DD</sub>) as fast as possible. Since the MOSFET internal capacitances are non-linear, a V<sub>GS</sub> versus gate charge ( $Q_g$ ) curve is helpful to identify how much charge must be delivered for a given  $V_{GS}$  level. A typical gate charge curve for a SiC MOSFET is shown in Figure 12. Typical gate charge characteristics.



#### **Figure 12. Typical gate charge characteristics**

GADG230120231206SA

<span id="page-8-0"></span>

### **2.4** Switching energy  $E_{on}$  and  $E_{off}$  $\mathbf{C}$  contain charge 109 nC

Q<sup>g</sup> Total gate charge



### **Figure 13. Switching energy**

GADG230120231300SA

**Symbol Parameter Test conditions Min. Typ. Max. Unit** and from on-state to off-state. The switching characteristics of the SiC power module are evaluated using the double-pulse clamped inductive load test setup shown in the Figure 14. Testing circuit for switching energies. inductance of testing circuit. This section describes the behavior of the device during the two transitional states: from off-state to on-state Parasitic inductance in the module depends on internal layout, so it must be considered in addition to the

# Figure 14. Testing circuit for switching energies



### **Figure 15. Typical behavior of switching on and off**



GADG110120231003SA

Compared to IGBT, SiC power modules are faster in terms of switching conditions. The SiC MOSFET has almost zero recovery loss E<sub>rr</sub> thanks to the fast recovery performance of body diodes of SiC MOSFETs. Furthermore, they have exceptionally low  $E_{off}$  than IGBTs due to the absence of tail current.  $E_{on}$  and  $E_{off}$  tend to increase in proportion to currents (the proportionality varies with external  $R<sub>q</sub>$ ). Recovery current in Si MOSFETs and tail current in IGBTs become higher at high temperatures, whereas SiC modules using majority carrier devices exhibit exceptionally small change in switching losses with increasing temperature. Also, the threshold voltage of SiC devices decreases at high temperatures. The net effect is that SiC power modules tend to have lower  $E_{on}$  and slightly higher E<sub>off</sub> as operating temperature increases. [Figure 15. Typical behavior of switching on and off,](#page-8-0) Figure 16. Typical switching energy vs drain current (T<sub>J</sub> = 25 °C), Figure 17. Typical switching energy vs gate resistance (T<sub>J</sub> = 150 °C), [Figure 18. Typical switching energy vs temperature](#page-10-0) and [Figure 19. Typical switching](#page-10-0) energy vs  $V_{GS}$  (T<sub>J</sub> = 150 °C) detail the changes in switching energy in relation to I<sub>D</sub>, R<sub>G</sub>, and T<sub>J</sub>.





GADG230120230756SA

**Figure 17. Typical switching energy vs gate resistance (TJ = 150 °C)**



GADG240120230828SA



### <span id="page-10-0"></span>**Figure 18. Typical switching energy vs temperature**

GADG24012020832SA





GADG240120230910SA

<span id="page-11-0"></span>

# **2.5 Source-drain body diode Example 3 - 0.32 - 0.**



### **Figure 20. Source-drain diode**

 $V_{\rm{eff}}$  = 18  $V_{\rm{eff}}$  values of  $\sim$ 

GADG240120230936SA

diode forward characteristics showns the body diode characteristic. The Figure 20. Source-drain diode shows the characteristic of parasitic body diode of the SiC MOSFET formed In the P-N junction. However, the body diode of the SiC MOSFET has a high threshold voltage (around 3 V) and in the P-N junction. relatively large forward voltage drop (V<sub>f</sub>) due to SiC having three times larger bandgap than Si. When connecting an external anti-parallel freewheeling diode to the Si MOSFET, an additional low-voltage blocking diode needs to be connected to the MOSFET in series to prevent conduction through the "slow" body diode. This is because the  $\mathsf{V}_{\mathsf{f}}$  of the Si MOSFET body diode is about the same as that of the external diode. This means more components and higher conduction loss. This arrangement is not needed with SiC MOSFETs as the V<sub>f</sub> of their body diodes is sufficiently high compared to that of a typical external free-wheeling diode. The high  $V_f$  of the body diode can be educed by turning on the gate voltage for reverse conducting, like synchronous rectification. Figure 21. Typical 0 2 4 6 8 10

### **Figure 21. Typical diode forward characteristics**



GADG240120230943SA

<span id="page-12-0"></span>

### **2.6 NTC thermistor NTC**

### **Figure 22. Absolute maximum ratings for NTC temperature sensor, considered as standalone**



GADG240120230947SA

One of the most important parameters in power electronic devices is the chip temperature. The measurement of This temperature during operation is very difficult. One approach for estimating the real chip temperature in steady state is to use the NTC inside the SiC module. The NTC (negative temperature coefficient) is a thermistor with resistance that decreases as temperature increases. Several parameters are needed to describe the electrical behavior of a thermistor.

- R<sub>25</sub>: this value specifies the nominal resistance value at a defined temperature of 25 °C under zero power conditions.
- $R<sub>100</sub>$ : is the resistance value at 100 °C. This value also shows the resistance values at the nominal tolerance.
- $\Delta R_{100}$ /R: this is the tolerance of the resistance at 100 °C.

#### **Figure 23. Resistance vs temperature**



GADG110120231111SA

The B value is determined by the ceramic material, and represents the slope of the R/T curve. The B value is given in [K]

$$
B = \frac{T_1 \times T_2}{T_2 - T_1} \cdot \ln \frac{R_1}{R_2}
$$
 (8)

specifications refer to resistance values at 25 °C and 100 °C: B<sub>25</sub>/100 and 25 °C and 80 °C: B<sub>25</sub>/80. The B value can be determined by measuring the resistance (R<sub>1</sub>, R<sub>2</sub>) at two temperatures (T<sub>1</sub>, T<sub>2</sub>). The datasheet





GADG240120230952SA

### <span id="page-14-0"></span>**3 Package Package**

### **Figure 25. ACEPACK 2 package**



GADG240120231007SA

terminals are connected during this test. The applied impulse voltage is a function of the working voltage and **V<sub>ISO</sub>**: the insolation voltage is the minimum voltage a device has to withstand between the electrical connections and the base. This is also known as a high potential test. All main pins or terminals and control pins or the overvoltage category.  $V_{\text{ISO}}$  is the RMS value of a 50 Hz AC voltage at which 100% of the modules are tested.

**Md:** minimum and maximum values for the M4 fixing screws.

**CTI:** the resistance of ACEPACK insulating material is described by the CTI (comparative tracking index). The insulating materials are classed in four groups:

### **Table 1. CTI description**



**LS:** stray inductance leads to transient overvoltage at the switching transient and are a major source of EMI.

This inductance, in combination with parasitic capacitances of the component, can lead to resonant circuits, which can cause voltage and current ringing at switching transients. The stray inductance depends on the SiC topology inside module. Typically, it is included in the loop between DC+ and DC-.

### **Figure 26. Schematic for Ls**



**DS13840** - **Rev 4 page 8/15**

GADG110120231401SA

<span id="page-15-0"></span>

# **3.1 Schematic and pin descriptions**

This section describes the output circuit and the pin descriptions. It shows the package output outline, with all measurements in mm.



### **Figure 27. ACEPACK 2 fourpack press fit package outline (dimensions are in mm)**

8569722\_12\_fourpack\_press\_fit

# <span id="page-16-0"></span>**4 References**

- IEC 60112 *Method for the determination of comparative and proof tracking indices of solid insulating material*
- *AN4544 IGBT datasheet tutorial*
- *Datasheet A2F12M12W3-F1*
- *TN1250 technical note: Press-fit ACEPACK power modules mounting instructions*

# <span id="page-17-0"></span>**Revision history**

### **Table 2. Document revision history**



# **Contents**





#### **IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks.](http://www.st.com/trademarks) All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved