


# Graphical user interface (GUI) for EV-VNF1048F

## Introduction

The STSW-EV-VNF1048F is the graphical user interface (GUI) dedicated to set and control the EV-VNF1048F using an EV-SPC582B programmed with a specific firmware able to create an advanced controller for a MOSFET in high side configuration, designed for the implementation of an intelligent high side switch for 12 V, 24 V and 48 V automotive applications.

Figure 1. STSW-EV-VNF1048F graphical user interface



## 1 Get software

---

Search on [www.st.com](http://www.st.com), STSW-VNF1048 and in the “Tools & Software” section, get the software (GUI + Firmware) following the procedure.

## 2 Software installation


### 2.1 Firmware

Refer to the EV-SPC582B user manual.

### 2.2 GUI


- Launch EFuse\_Setup.exe

Figure 2. Setup wizard




- Following step by step the wizard you will be able to install the GUI Efuse. To continue the installation you have to accept the terms of the license agreement:

Figure 3. License agreement




- Next you have to choose installation folder:

Figure 4. Installation folder setup



- The installation continues to the end:

Figure 5. Copying files



- Before ending the installation you will be proposed to install FTDI drivers. Skip this step if you want to install them at a different time (drivers could be obtained from the [ftdichip website](http://ftdichip.com)) or if they are already installed.

Figure 6. FTDI installation (1/4)




Figure 7. FTDI installation (2/4)






Figure 8. FTDI installation (3/4)



- To complete the FTDI installation the following dialog is shown to confirm the drivers were successfully installed.


Figure 9. FTDI installation (4/4)



### 3 GUI description

The main form contains 4 tabs for device control


Figure 10. Tabs for device control



It is also embedded communication traffic monitor, showing communicated data between GUI and MCU.

#### 3.1 Main menu


Figure 11. Main menu



It contains the following actions:

- Communication: possibility to Reset communication traffic and clear counters
- View: SPI registers overview
- Settings: allow to configure periodical refresh of registers
- Service: generic SPI frame allows to send a customizable SPI frame to device

Figure 12. Generic SPI frame






### 3.2 Status strip

Icons show the interface status between FTDI and GUI.

Figure 13. Status strip



- board not connected
- normal application operation (communication between MCU and GUI correctly established)

### 3.3 Device diagnostic/communication

It shows SPI traffic detail (Tx and Rx).

Figure 14. Diagnostic / communication panel



Enable/Disable periodical reading of status registers and GSB



Refresh all registers (both control and status)




Clear all status registers

Board status section shows the status of the device pin HWLO and DIAG.

### 3.4 Standard control


Figure 15. Standard control



This main tab shows the main device features, giving the possibility to apply different device modes, enable HS gate, execute self-test, set different thresholds and select diagnostic data to be periodically read and displayed or stopped.

#### 3.4.1 Watchdog

Figure 16. Watchdog



Period for Watchdog (WD) serving is adjustable by item "WDG TIME".  
 WD serving is applied by refreshing the WD\_TRIG bit in one of the control registers.  
 Enabled WD – Enable/disable WD serving by refreshing the WD\_TRIG bit  
 There is also the possibility to set the WD refresh time sent by MCU through a dedicated bar and button ("Send Timing"). This allows the testing of device WD timeout failure.

### 3.4.2 Settings

Figure 17. Settings

The 'Settings' window contains the following controls:

- Low Current ByPass**: A toggle switch set to OFF.
- HS Gate**: A toggle switch set to OFF.
- Disable OUT Mode**: A toggle switch set to OFF.
- Nominal Time**: A numeric input field with a slider below it, set to 1 s.

- **Low Current Bypass**: enables/disables the embedded P-channel Bypass setting bit 3 of the Control Registers 1
- **HS Gate**: enables/disables the external MOSFET setting bit 4 of Control Register 1
- **Disable OUT Mode**: configures the Watchdog behavior in Locked state setting bit 2 of Control Register 3
- **Nominal Time**: Configures the fuse nominal time setting bits from 23 to 16 of Control Register 2.

### 3.4.3 Threshold

Figure 18. Thresholds


The 'THresHolds' window contains the following controls:

- OVC (mV)**: A dropdown menu set to 6.
- HSC (mV)**: A dropdown menu set to 20.
- VDS (mV)**: A dropdown menu set to 300.
- NTC (mV)**: A dropdown menu set to 110.92.

- **OVC**: Configures the value of Nominal Overcurrent Threshold setting bits from 15 to 11 of Control Register 2
- **HSC**: Configures the threshold for Hard Short Circuit Latch-off setting bits from 10 to 7 of Control Register 2
- **VDS**: Configures the threshold for External MOSFET desaturation shut-down setting bits from 6 to 2 of Control Register 2
- **NTC**: Configures a threshold for External MOSFET overtemperature shutdown via NTC setting bits from 8 to 5 of Control Register 3

### 3.4.4 Self-test

Figure 19. Self-test




Allow to select Self-test to be executed (setting bit from 7 to 6 of Control Register 1) and to start and stop the test (setting bit 9 and bit 8 of Control Register 1).

A feedback about test result is also showed (value of Status register 5, 6, 7).

### 3.4.5 Measurements

Figure 20. Measurements



This section gives a status of the following status register:

- VSense: bits from 14 to 2 of Status Register 2
- Vsense\_HSHT: bits from 11 to 2 of Status Register 8
- NTC: bits from 11 to 2 of Status Register 3
- VDS: bits from 22to 13 of Status Register 4
- VOut: bits from 11 to 2 of Status Register 4
- Tj: bits from 22 to 13 of Status Register 3


### 3.4.6 Log

Different set of registers to be periodically read from device.

### 3.4.7 Diagnosis

Diagnostic data are refreshed according to the diagnostic mode selected.


Figure 21. Diagnosis



“Clear Status Flag” button clears the bit of the related errors in the status register.

### 3.4.8 Device mode

Figure 22. Device mode



Device mode can be set by dedicated buttons.

Figure 23. HWLO PIN button



“HWLO PIN” button enables/disables device HWLO pin.

### 3.5 Registers access

The Tab “SPI Control Regs” contains the RAM control and status registers.

The Tab “Device Info” allows reading of the ROM device part.

Applicable controls for RAM registers:

1. Button – read register content from device
2. Button - store content of displayed register to device.
3. Button - apply read&clear action on selected register
4. Mouse clicking on particular registry bits – change bit value for write operation (if possible).


Figure 24. SPI control register


Ctrl Reg1	Ctrl Reg2	Ctrl Reg3	Status Reg1	Status Reg2	Status Reg3	Status Reg4	Status Reg5	Status Reg6	Status Reg7
Addr. 0x01 W R	Addr. 0x02 W R	Addr. 0x03 W R	Addr. 0x11 C R	Addr. 0x12 R	Addr. 0x13 R	Addr. 0x14 R	Addr. 0x15 C R	Addr. 0x16 C R	Addr. 0x17 C R
23 - 0	23 T_NOM7 0	23 - 0	23 - 0	23 - 0	23 - 0	23 - 0	23 - 0	23 - 0	23 - 0
22 - 0	22 T_NOM6 0	22 - 0	22 - 0	22 - 0	22 T_J8 0	22 VDS9 0	22 - 0	22 - 0	22 - 0
21 - 0	21 T_NOM5 0	21 - 0	21 - 0	21 - 0	21 T_J8 0	21 VDS8 0	21 - 0	21 - 0	21 - 0
20 - 0	20 T_NOM4 0	20 - 0	20 - 0	20 - 0	20 T_J7 0	20 VDS7 0	20 - 0	20 - 0	20 - 0
19 - 0	19 T_NOM3 0	19 - 0	19 - 0	19 - 0	19 T_J6 0	19 VDS6 0	19 - 0	19 - 0	19 - 0
18 - 0	18 T_NOM2 0	18 - 0	18 DIS_OUT_FAIL 0	18 - 0	18 T_J5 0	18 VDS5 0	18 - 0	18 - 0	18 - 0
17 - 0	17 T_NOM1 0	17 - 0	17 SELFTEST 0	17 - 0	17 T_J4 0	17 VDS4 0	17 - 0	17 - 0	17 - 0
16 - 0	16 T_NOM0 0	16 - 0	16 OUTST 0	16 - 0	16 T_J3 0	16 VDS3 0	16 - 0	16 - 0	16 - 0
15 - 0	15 OVC_THR4 0	15 - 0	15 BYPASSST 0	15 - 0	15 T_J2 0	15 VDS2 0	15 - 0	15 - 0	15 - 0
14 - 0	14 OVC_THR3 0	14 - 0	14 WAKEUPH 0	14 CURR_SNS12 0	14 T_J1 0	14 VDS1 0	14 - 0	14 UPDT_S_T_STUC 0	14 S_T_HSH 0
13 - 0	13 OVC_THR2 0	13 - 0	13 LOCKEDM 0	13 CURR_SNS11 0	13 T_J0 0	13 VDS0 0	13 S_T_VDSMAX 0	13 S_T_VDSMAX2 0	13 S_T_OVC 0
12 - 0	12 OVC_THR1 0	12 - 0	12 HWLO_ST 0	12 CURR_SNS10 0	12 UPDT_TJ 0	12 UPDT_VDS 0	12 S_T_VDS9 0	12 S_T_STUCK9 0	12 S_T_CURR9 0
11 GOSTBY 0	11 OVC_THR0 0	11 - 0	11 VS_UV 0	11 CURR_SNS9 0	11 NTC9 0	11 VOUT9 0	11 S_T_VDS8 0	11 S_T_STUCK8 0	11 S_T_CURR8 0
10 EN 0	10 HSHT_THR3 0	10 - 0	10 HSH 0	10 CURR_SNS8 0	10 NTC8 0	10 VOUT8 0	10 S_T_VDS7 0	10 S_T_STUCK7 0	10 S_T_CURR7 0
9 S_T_START 0	9 HSHT_THR2 0	9 UNLOCK 0	9 VDS_MAX 0	9 CURR_SNS7 0	9 NTC7 0	9 VOUT7 0	9 S_T_VDS6 0	9 S_T_STUCK6 0	9 S_T_CURR6 0
8 S_T_STOP 0	8 HSHT_THR1 0	8 NTC_THR3 0	8 BYPASS_SAT 0	8 CURR_SNS6 0	8 NTC6 0	8 VOUT6 0	8 S_T_VDS5 0	8 S_T_STUCK5 0	8 S_T_CURR5 0
7 S_T_CFG2 0	7 HSHT_THR0 0	7 NTC_THR2 0	7 FUSE_LATCH 0	7 CURR_SNS5 0	7 NTC5 0	7 VOUT5 0	7 S_T_VDS4 0	7 S_T_STUCK4 0	7 S_T_CURR4 0
6 S_T_CFG1 0	6 VDS_THR4 0	6 NTC_THR1 0	6 OVC 0	6 CURR_SNS4 0	6 NTC4 0	6 VOUT4 0	6 S_T_VDS3 0	6 S_T_STUCK3 0	6 S_T_CURR3 0
5 S_T_CFG0 0	5 VDS_THR3 0	5 NTC_THR0 0	5 DEV_OVT 0	5 CURR_SNS3 0	5 NTC3 0	5 VOUT3 0	5 S_T_VDS2 0	5 S_T_STUCK2 0	5 S_T_CURR2 0
4 OUTCTL 0	4 VDS_THR2 0	4 WD_TIME1 0	4 NTC_OVT 0	4 CURR_SNS2 0	4 NTC2 0	4 VOUT2 0	4 S_T_VDS1 0	4 S_T_STUCK1 0	4 S_T_CURR1 0
3 BYPASSCTL 0	3 VDS_THR1 0	3 WD_TIME0 0	3 VGS_LOW 0	3 CURR_SNS1 0	3 NTC1 0	3 VOUT1 0	3 S_T_VDS0 0	3 S_T_STUCK0 0	3 S_T_CURR0 0
2 - 0	2 VDS_THR0 0	2 DIS_OUT_MODE 0	2 CP_LOW 0	2 CURR_SNS0 0	2 NTC0 0	2 VOUT0 0	2 S_T_VDSST1 0	2 S_T_STUCKST1 0	2 S_T_CURRST1 0
1 WD_TRIG 0	1 WD_TRIG 0	1 WD_TRIG 0	1 WD_FAIL 0	1 UPDT_CURR 0	1 UPDT_NTC 0	1 UPDT_VOUT 0	1 S_T_VDSST0 0	1 S_T_STUCKST0 0	1 S_T_CURRST0 0
0 PARITY BIT 0	0 PARITY BIT 0	0 PARITY BIT 0	0 PARITY BIT 0	0 PARITY BIT 0	0 PARITY BIT 0	0 PARITY BIT 0	0 PARITY BIT 0	0 PARITY BIT 0	0 PARITY BIT 0

### 3.6 SPI history form

Display communications frames applied over GUI.

Figure 25. SPI history form



Button  erase all communication history from log window.  
A control register and a status register can be selected for easy access.

### 3.7 Device Info

This form shows the device ROM and can be refreshed with the dedicated button.

Figure 26. ROM memory map

**ROM Memory Map Device**

Refresh

Adr: <b>0x14</b>	WD bit pos. 2	0 0 0 0 0 0 0 0	???
Adr: <b>0x13</b>	WD bit pos. 1	0 0 0 0 0 0 0 0	???
Adr: <b>0x11</b>	WD Type 1	0 0 0 0 0 0 0 0	???
Adr: <b>0x10</b>	SPI mode	0 0 0 0 0 0 0 0	???
Adr: <b>0x0A</b>	Silicon Ver.	0 0 0 0 0 0 0 0	???
Adr: <b>0x05</b>	Device No. 4	0 0 0 0 0 0 0 0	???
Adr: <b>0x04</b>	Device No. 3	0 0 0 0 0 0 0 0	???
Adr: <b>0x03</b>	Device No. 2	0 0 0 0 0 0 0 0	???
Adr: <b>0x02</b>	Device No. 1	0 0 0 0 0 0 0 0	???
Adr: <b>0x01</b>	Device Family	0 0 0 0 0 0 0 0	???
Adr: <b>0x00</b>	Company Code	0 0 0 0 0 0 0 0	???



## Revision history

**Table 1. Document revision history**

Date	Revision	Changes
28-Sep-2021	1	Initial release.

## Contents

<b>1</b>	<b>Get software</b>	<b>2</b>
<b>2</b>	<b>Software installation</b>	<b>3</b>
2.1	Firmware	3
2.2	GUI	3
<b>3</b>	<b>GUI description</b>	<b>8</b>
3.1	Main menu	8
3.2	Status strip	9
3.3	Device diagnostic/communication	9
3.4	Standard control	10
3.4.1	Watchdog	10
3.4.2	Settings	11
3.4.3	Threshold	11
3.4.4	Self-test	12
3.4.5	Measurements	12
3.4.6	Log	12
3.4.7	Diagnosis	13
3.4.8	Device mode	13
3.5	Registers access	14
3.6	SPI history form	15
3.7	Device Info	16
	<b>Revision history</b>	<b>17</b>
	<b>Contents</b>	<b>18</b>
	<b>List of figures</b>	<b>19</b>

## List of figures

Figure 1.	STSW-EV-VNF1048F graphical user interface . . . . .	1
Figure 2.	Setup wizard . . . . .	3
Figure 3.	License agreement . . . . .	4
Figure 4.	Installation folder setup . . . . .	4
Figure 5.	Copying files . . . . .	5
Figure 6.	FTDI installation (1/4) . . . . .	5
Figure 7.	FTDI installation (2/4) . . . . .	6
Figure 8.	FTDI installation (3/4) . . . . .	6
Figure 9.	FTDI installation (4/4) . . . . .	7
Figure 10.	Tabs for device control . . . . .	8
Figure 11.	Main menu . . . . .	8
Figure 12.	Generic SPI frame . . . . .	8
Figure 13.	Status strip . . . . .	9
Figure 14.	Diagnostic / communication panel . . . . .	9
Figure 15.	Standard control . . . . .	10
Figure 16.	Watchdog . . . . .	10
Figure 17.	Settings . . . . .	11
Figure 18.	Thresholds . . . . .	11
Figure 19.	Self-test . . . . .	12
Figure 20.	Measurements . . . . .	12
Figure 21.	Diagnosis . . . . .	13
Figure 22.	Device mode . . . . .	13
Figure 23.	HWLO PIN button . . . . .	13
Figure 24.	SPI control register . . . . .	14
Figure 25.	SPI history form . . . . .	15
Figure 26.	ROM memory map . . . . .	16

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved