



Application note

## ISM330IS: always-on 3-axis accelerometer and 3-axis gyroscope with ISPU intelligent sensor processing unit

## **Introduction**

This document provides usage information and application hints related to ST's [ISM330IS](https://www.st.com/en/product/ism330is?ecmp=tt9470_gl_link_feb2019&rt=an&id=AN5850) iNEMO inertial module with intelligent sensor processing unit (ISPU).

The ISM330IS is a 3-axis digital accelerometer and 3-axis digital gyroscope system-in-package with a digital I²C/SPI serial interface standard output, performing at 0.59 mA in combo high-performance mode (gyroscope + accelerometer only, ISPU not included). Thanks to the ultralow noise performance of both the gyroscope and the accelerometer, the device combines always-on low-power features with superior sensing precision for an optimal motion experience for the consumer.

The device has a dynamic user-selectable full-scale acceleration range of ±2/±4/±8/±16 *g* and an angular rate range of ±125/±250/±500/±1000/±2000 dps.

The availability of a dedicated connection mode with up to 4 external sensors allows the implementation of the sensor hub functionality.

The ISM330IS embeds a new ST category of processing, ISPU - intelligent sensor processing unit, to support real-time applications that rely on sensor data. The ISPU is an ultralow-power, high-performance programmable core based on the STRED architecture, a proprietary architecture developed by STMicroelectronics. The ISPU toolchain allows developing in C code and loading any custom program in the core, ranging from signal processing algorithms to machine learning and deep learning models.

The ISM330IS is available in a small plastic land grid array package (LGA-14L) and it is guaranteed to operate over an extended temperature range from -40 °C to +85 °C.

The ultrasmall size and weight of the SMD package make it an ideal choice for industrial applications such as robotics, anomaly detection, and asset tracking.

# **1 Pin description**

<span id="page-1-0"></span>**STI** 



**Figure 1. Pin connections**

#### **Table 1. Internal pin status**

<span id="page-2-0"></span>

*1. INT1 must be set to 0 or left unconnected during power-on.*

Internal pull-up value is from 30 kΩ to 50 kΩ, depending on Vdd\_IO.

*Note: The procedure to enable the pull-up on pins 2 and 3 is as follows:*

*1. From the primary I²C/SPI interface: write 40h in register at address 01h (enable access to the sensor hub registers)*

*2. From the primary I²C/SPI interface: write 08h in register at address 14h (enable the pull-up on pins 2 and 3) 3. From the primary I²C/SPI interface: write 00h in register at address 01h (disable access to the sensor hub registers)*

**Table 2. Registers**

<span id="page-3-0"></span>



**AN5850** - **Rev 1**

## <span id="page-5-0"></span>**2.1 ISPU interaction registers**

The list of the registers for the ISPU functions available in the device is given in Table 3. ISPU interaction registers and [Table 4. ISPU to](#page-8-0) [external resources](#page-8-0). The ISPU interaction registers are accessible over the I²C/SPI interface when the ISPU\_REG\_ACCESS bit is set to 1 in the FUNC\_CFG\_ACCESS (01h) register. These registers are also accessible from ISPU through the address indicated in the third column (ISPU address), regardless of the configuration of the ISPU\_REG\_ACCESS bit.



#### **Table 3. ISPU interaction registers**

 $\overline{\mathbf{A}}$ 



L



**page 8/65**



 $\overline{\mathbf{A}}$ 



<span id="page-8-0"></span>



## <span id="page-9-0"></span>**2.2 ISPU functions registers**

The following table provides a list of the registers internally available in the ISPU architecture.

## **Table 5. ISPU interaction registers**



**AN5850<br>AN5850**<br>ISPU functions registers **ISPU functions registers**



L

 $\overline{4}$ 

## <span id="page-11-0"></span>**2.3 Sensor hub registers**

The sensor hub registers are accessible when bit SHUB\_REG\_ACCESS is set to 1 in the FUNC\_CFG\_ACCESS (01h) register.

### **Table 6. Sensor hub registers**



 $\overline{4}$ 



## <span id="page-13-0"></span>**3 Operating modes**

The ISM330IS provides three possible operating configurations:

- only accelerometer active and gyroscope in power-down or sleep mode
- only gyroscope active and accelerometer in power-down
- both accelerometer and gyroscope active with independent ODR

The device offers a wide Vdd voltage range from 1.71 V to 3.6 V and a Vdd\_IO range from 1.62 V to 3.6 V. The power-on sequence is not restricted. The Vdd/Vdd IO pins can be set to either power supply level or to ground level (they must not be left floating) and no specific sequence is required for powering them on.

In order to avoid potential conflicts, during the power-on sequence it is recommended to set the lines (on the host side) connected to the device IO pins floating or connected to ground, until Vdd IO is set. After Vdd IO is set, the lines connected to the IO pins have to be configured according to their default status described in [Table 1.](#page-2-0) In order to avoid an unexpected increase in current consumption, the input pins which are not pulled-up/pulled-down must be polarized by the host.

When the Vdd power supply is applied, the device performs a 10 ms (maximum) boot procedure to load the trimming parameters. After the boot is completed, both the accelerometer and the gyroscope are automatically configured in power-down mode. To guarantee proper power-off of the device it is recommended to maintain the duration of the Vdd line to GND for at least 100 μs.

The accelerometer and the gyroscope can be independently configured in three different power modes: powerdown, low-power, and high-performance mode. They are allowed to have different data rates without any limit. The gyroscope sensor can also be set in sleep mode to reduce its power consumption.

When both the accelerometer and gyroscope are on, the accelerometer is synchronized with the gyroscope, and the data rates of the two sensors are integer multiples of each other.

Referring to the ISM330IS datasheet, the output data rate (ODR\_XL) bits of the CTRL1\_XL register and the high-performance mode (XL\_HM\_MODE) bit of the CTRL6\_C register are used to select the output data rate and the power mode of the accelerometer (Table 7. Accelerometer ODR and power mode selection).



#### **Table 7. Accelerometer ODR and power mode selection**

<span id="page-14-0"></span>The output data rate (ODR\_G) bits of the CTRL2\_G register and the high-performance mode (G\_HM\_MODE) bit of the CTRL7\_G register are used to select the output data rate and the power mode of the gyroscope sensor (Table 8. Gyroscope ODR and power mode selection).



#### **Table 8. Gyroscope ODR and power mode selection**

Table 9. Power consumption ( $@$  Vdd = 1.8 V, T = 25 °C) shows the typical values of power consumption for the different operating modes.



#### **Table 9. Power consumption (@ Vdd = 1.8 V, T = 25 °C)**

## <span id="page-15-0"></span>**3.1 Power-down mode**

When the accelerometer/gyroscope is in power-down mode, almost all internal blocks of the device are switched off to minimize power consumption. The digital interfaces (I²C and SPI) are still active to allow communication with the device. The content of the configuration registers is preserved and the output data registers are not updated, keeping the last data sampled in memory before going into power-down mode.

## **3.2 High-performance mode**

In high-performance mode, all accelerometer/gyroscope circuitry is always on and data are generated at the data rate selected through the ODR\_XL/ODR\_G bits.

Data interrupt generation is active.

#### **3.3 Low-power mode**

While high-performance mode guarantees the best performance in terms of noise, low-power mode further reduces the current consumption. The accelerometer/gyroscope data reading chain is automatically turned on and off to save power. In the gyroscope device, only the driving circuitry is always on. Data interrupt generation is active.

## **3.4 Gyroscope sleep mode**

While the gyroscope is in sleep mode the circuitry that drives the oscillation of the gyroscope mass is kept active. Compared to gyroscope power-down, turn-on time from sleep mode to low-power/high-performance mode is drastically reduced.

If the gyroscope is not configured in power-down mode, it enters sleep mode when the sleep mode (SLEEP\_G) bit of the CTRL4 C register is set to 1, regardless of the selected gyroscope ODR. If the gyroscope is configured in power-down mode, the SLEEP\_G bit configuration is ignored.

#### **3.5 Connection modes**

The ISM330IS offers two different connection modes, described in detail in this document:

- **Mode 1:** it is the connection mode enabled by default. The I²C slave interface or SPI (3- / 4-wire) serial interface is available.
- **Mode 2:** it is the sensor hub mode. The I²C slave interface or SPI (3- / 4-wire) serial interface and I²C interface master for external sensor connections are available. This connection mode is described in [Section 6 Mode 2 - sensor hub mode.](#page-25-0)

## **3.6 Accelerometer bandwidth**

<span id="page-16-0"></span>S7

The accelerometer sampling chain is represented by a cascade of three main blocks: an analog anti-aliasing low-pass filter, an ADC converter, and a digital low-pass filter.

As shown in Figure 2. Accelerometer filtering chain, the analog signal coming from the mechanical parts is filtered by an analog low-pass anti-aliasing filter before being converted by the ADC. The anti-aliasing filter is enabled in high-performance mode only.





• **700 Hz in low-power mode**

The digital low-pass filter LPF1 cannot be configured by the user and its cutoff frequency depends on the accelerometer mode selected:

- ODR / 2 when the accelerometer is configured in high-performance mode
- 700 Hz when the accelerometer is configured in low-power mode

## **3.7 Gyroscope bandwidth**

<span id="page-17-0"></span>*kyi* 

The gyroscope filtering chain configuration is shown in Figure 3. Gyroscope filtering chain. The analog signal coming from the mechanical parts is converted by the ADC and the converted signal is then processed by a digital low-pass filter (LPF1).

#### **Figure 3. Gyroscope filtering chain**



The digital LPF1 filter cannot be configured by the user and its cutoff frequency depends on the selected gyroscope ODR. When the gyroscope ODR is equal to 6667 Hz, the LPF1 filter is bypassed. The gyroscope bandwidth is summarized in the following table.

#### **Table 10. Gyroscope bandwidth**



## <span id="page-18-0"></span>**3.8 Accelerometer and gyroscope turn-on/off time**

The accelerometer reading chain contains low-pass filtering to improve signal-to-noise performance and to reduce aliasing effects. For this reason, it is necessary to take into account the settling time of the filters when the accelerometer power mode is switched or when the accelerometer ODR is changed.

The maximum overall turn-on/off time in order to switch accelerometer power modes or accelerometer ODR is shown in Table 11. Accelerometer turn-on/off time

*Note: The accelerometer ODR timing is not impacted by power mode changes (a new configuration is effective after the completion of the current period).*



## **Table 11. Accelerometer turn-on/off time**

*1. Settling time @ 99% of the final value*

#### **Table 12. Accelerometer samples to be discarded**



<span id="page-19-0"></span>Turn-on/off time has to be considered also for the gyroscope sensor when switching its modes or when the gyroscope ODR is changed.

The maximum overall turn-on/off time in order to switch gyroscope power modes or gyroscope ODR is shown in Table 13. Gyroscope turn-on/off time.

*Note: The gyroscope ODR timing is not impacted by power mode changes (a new configuration is effective after the completion of the current period).*



#### **Table 13. Gyroscope turn-on/off time**

*1. Settling time @ 99% of the final value*

### **Table 14. Gyroscope samples to be discarded**



## <span id="page-20-0"></span>**3.9 Reboot and software reset**

After the device is powered up, it performs a 10 ms (maximum) boot procedure to load the trimming parameters. After the boot is completed, both the accelerometer and the gyroscope are automatically configured in powerdown mode. During the boot time the registers are not accessible.

After power-up, the trimming parameters can be reloaded by setting the BOOT bit of the CTRL3 C register to 1. No toggle of the device power lines is required and the content of the device control registers is not modified. If a reset to the default value of the control registers is required, it can be performed by setting the SW\_RESET bit of the CTRL3 C register to 1. When this bit is set to 1, the following registers are reset to their default value:

- FUNC\_CFG\_ACCESS (01h)
- PIN\_CTRL (02h)
- INT1\_CTRL (0Dh) and INT2\_CTRL (0Eh)
- CTRL1\_XL (10h) through CTRL10\_C (19h)

The software reset procedure takes a maximum of 50 us. The status of the reset is signaled by the status of the SW\_RESET bit of the CTRL3\_C register. Once the reset is completed, this bit is automatically set low.

The status of the boot is signaled by the status of the BOOT bit of the CTRL3\_C register. Once the reboot is completed, this bit is automatically set low. The boot status signal can also be driven to the INT1 interrupt pin by setting the INT1\_BOOT bit of the INT1\_CTRL register to 1. This signal is set high while the boot is running and it is set low again at the end of the boot procedure.

The reboot flow is as follows:

- 1. Set both the accelerometer and gyroscope in power-down mode
- 2. Set the INT1\_BOOT bit of the INT1\_CTRL register to 1 [optional]
- 3. Set the BOOT bit of the CTRL3 C register to 1
- 4. Monitor reboot status, three possibilities:
	- a. Wait 10 ms
	- b. Monitor the INT1 pin until it returns to 0 (step 2. is mandatory in this case)
	- c. Poll the BOOT bit of CTRL3\_C until it returns to 0

The software reset flow is as follows:

- 1. Set both the accelerometer and gyroscope in power-down mode
- 2. Set the SW\_RESET bit of CTRL3\_C to 1
- 3. Monitor the software reset status, two possibilities:
	- a. Wait 50 µs
	- b. Poll the SW\_RESET bit of CTRL3\_C until it returns to 0

In order to avoid conflicts, the reboot and the software reset must not be executed at the same time (do not set to 1 at the same time both the BOOT bit and SW\_RESET bit of CTRL3\_C register). The above flows must be performed serially.

For the boot and software reset of the ISPU core, refer to [Section 9 ISPU](#page-41-0).

## <span id="page-21-0"></span>**4 Mode 1 - reading output data**

## **4.1 Startup sequence**

Once the device is powered up, it automatically downloads the calibration coefficients from the embedded flash to the internal registers. When the boot procedure is completed, that is, after approximately 10 ms, the accelerometer and gyroscope automatically enter power-down mode.

To turn on the accelerometer and gather acceleration data, it is necessary to select an output data rate setting different from power-down through the CTRL1\_XL register.

The following general-purpose sequence can be used to configure the accelerometer:



2. Write CTRL1\_XL = 60h // Accelerometer 416 Hz (high-performance mode)

To turn on the gyroscope and gather angular rate data, it is necessary to select an output data rate setting different from power-down through the CTRL2\_G register.

The following general-purpose sequence can be used to configure the gyroscope:



## **4.2 Using the status register**

The device is provided with a STATUS REG register which can be polled to check when a new set of data is available. The XLDA bit is set to 1 when a new set of data is available at accelerometer output. The GDA bit is set to 1 when a new set of data is available at the gyroscope output.

For the accelerometer (the gyroscope is similar), the read of the output registers can be performed as follows:

- 1. Read STATUS REG
- 2. If  $XLDA = 0$ , then go to 1
- 3. Read OUTX L A
- 4. Read OUTX\_H\_A
- 5. Read OUTY\_L\_A
- 6. Read OUTY\_H\_A
- 7. Read OUTZ L A
- 8. Read OUTZ H A
- 9. Data processing
- 10. Go to 1

## <span id="page-22-0"></span>**4.3 Using the data-ready signal**

The device can be configured to have a hardware signal to determine when a new set of measurement data is available to be read.

For the accelerometer sensor, the data-ready signal is represented by the XLDA bit of the STATUS\_REG register. The signal can be driven to the INT1 pin by setting the INT1\_DRDY\_XL bit of the INT1\_CTRL register to 1 and to the INT2 pin by setting the INT2\_DRDY\_XL bit of the INT2\_CTRL register to 1.

For the gyroscope sensor, the data-ready signal is represented by the GDA bit of the STATUS\_REG register. The signal can be driven to the INT1 pin by setting the INT1\_DRDY\_G bit of the INT1\_CTRL register to 1 and to the INT2 pin by setting the INT2\_DRDY\_G bit of the INT2\_CTRL register to 1.

The data-ready signal rises to 1 when a new set of data has been generated and it is available to be read. The data-ready signal can be either latched or pulsed. If the DRDY\_PULSED bit of the DRDY\_PULSED\_REG register is set to 0 (default value), then the data-ready signal is latched and the interrupt is reset when the higher part of one axis is read (registers 29h, 2Bh, 2Dh for the accelerometer; registers 23h, 25h, 27h for the gyroscope). If the DRDY\_PULSED bit of the DRDY\_PULSED\_REG register is set to 1, then the data-ready is pulsed and the duration of the pulse observed on the interrupt pins is 75 µs. Pulsed mode is not applied to the XLDA and GDA bits which are always latched.

#### **Figure 4. Data-ready signal (DRDY\_PULSED = 0)**



## **4.4 Using the block data update (BDU) feature**

If reading the accelerometer/gyroscope data is not synchronized with either the XLDA/GDA bits in the STATUS, REG register or with the DRDY signal driven to the INT1/INT2 pins, it is strongly recommended to set the BDU (block data update) bit to 1 in the CTRL3 C register.

This feature avoids reading values (most significant and least significant parts of output data) related to different samples. In particular, when the BDU is activated, the data registers related to each axis always contain the most recent output data produced by the device, but, in case the read of a given pair (that is, OUTX\_H\_A(G) and OUTX\_L\_A(G), OUTY\_H\_A(G) and OUTY\_L\_A(G), OUTZ\_H\_A(G) and OUTZ\_L\_A(G)) is initiated, the refresh for that pair is blocked until both the MSB and LSB of the data are read.

*Note: BDU only guarantees that the LSB and MSB have been sampled at the same moment. For example, if the reading speed is too slow, X and Y can be read at T1 and Z sampled at T2.*

## <span id="page-23-0"></span>**4.5 Understanding output data**

The measured acceleration data are sent to the OUTX\_H\_A, OUTX\_L\_A, OUTY\_H\_A, OUTY\_L\_A, OUTZ\_H\_A, and OUTZ L A registers. These registers contain, respectively, the most significant part and the least significant part of the acceleration signals acting on the X, Y, and Z axes.

The measured angular rate data are sent to the OUTX\_H\_G, OUTX\_L\_G, OUTY\_H\_G, OUTZ\_H\_G, OUTZ\_H\_G, and OUTZ\_L\_G registers. These registers contain, respectively, the most significant part and the least significant part of the angular rate signals acting on the X, Y, and Z axes.

The complete output data for the X, Y, Z axes is given by the concatenation OUTX  $H$  A(G) & OUTX L A(G), OUTY\_H\_A(G) & OUTY\_L\_A(G), OUTZ\_H\_A(G) & OUTZ\_L\_A(G) and it is expressed as a two's complement number.

Both acceleration data and angular rate data are represented as 16-bit numbers. In order to translate them to their corresponding physical representation, a sensitivity parameter must be applied. This sensitivity value depends on the selected full-scale range (refer to the datasheet). In detail:

- Each acceleration sample must be multiplied by the proper sensitivity parameter LA\_So (linear acceleration sensitivity expressed in m*g*/LSB) in order to obtain the corresponding value in m*g*.
- Each angular rate sample must be multiplied by the proper sensitivity parameter G\_So (angular rate sensitivity expressed in mdps/LSB) in order to obtain the corresponding value in mdps.

#### **4.5.1 Examples of output data**

Table 15. Output data registers content vs. acceleration (FS  $XL = ±2 q$ ) provides a few basic examples of the accelerometer data that is read in the data registers when the device is subject to a given acceleration. Table 16. Output data registers content vs. angular rate (FS  $G = \pm 250$  dps) provides a few basic examples of the gyroscope data that is read in the data registers when the device is subject to a given angular rate. The values listed in the following tables are given under the hypothesis of perfect device calibration (that is, no offset, no gain error, and so forth).



#### **Table 15. Output data registers content vs. acceleration (FS\_XL = ±2** *g***)**

#### **Table 16. Output data registers content vs. angular rate (FS\_G = ±250 dps)**



## **5 Timestamp**

<span id="page-24-0"></span>S77

Together with sensor data the device can provide timestamp information.

In order to enable this functionality, the TIMESTAMP\_EN bit of the CTRL10\_C register has to be set to 1. The time step count is given by the concatenation of the TIMESTAMP3 & TIMESTAMP2 & TIMESTAMP1 & TIMESTAMP0 registers and is represented as a 32-bit unsigned number.

The nominal timestamp resolution is 25 μs. It is possible to get the actual timestamp resolution value through the FREQ\_FINE[7:0] bits, representing a value as a 8-bit number in two's complement, of the INTERNAL\_FREQ\_FINE register, which contains the difference in percentage of the actual ODR (and timestamp rate) with respect to the nominal value.

$$
t_{actual}[s] = \frac{1}{40000 \cdot (1 + 0.0015 \cdot FREQ\_FINE)}
$$

Similarly, it is possible to get the actual output data rate by using the following formula:

$$
ODR_{actual}[Hz] = \frac{6667 + 0.0015 \cdot FREG\_FINE \cdot 6667}{ODR_{coeff}}
$$

where the ODR<sub>coeff</sub> values are indicated in the table below.

#### **Table 17. ODRcoeff values**



If both the accelerometer and the gyroscope are in power-down mode, the timestamp counter does not work and the timestamp value is frozen at the last value.

When the maximum value 4294967295 LSB (equal to FFFFFFFFh) is reached corresponding to approximately 30 hours, the counter is automatically reset to 00000000h and continues to count. The timer count can be reset to zero at any time by writing the reset value AAh in the TIMESTAMP2 register.

The TIMESTAMP\_ENDCOUNT bit of the STATUS\_REG goes high 6.4 ms before the occurrence of a timestamp overrun condition. This flag is reset when the STATUS REG register is read. It is also possible to route this signal to the INT2 pin (75 μs duration pulse) by setting the INT2\_TIMESTAMP bit of MD2\_CFG to 1.

## <span id="page-25-0"></span>**6 Mode 2 - sensor hub mode**

The hardware flexibility of the ISM330IS allows connecting the pins with different mode connections to external sensors to expand functionalities such as adding a sensor hub. When sensor hub mode (mode 2) is enabled, both the primary I²C/SPI (3- and 4-wire) slave interface and the I²C master interface for the connection of external sensors are available. Mode 2 connection mode is described in detail in the following paragraphs.

## **6.1 Sensor hub mode description**

In sensor hub mode (mode 2) up to four external sensors can be connected to the I<sup>2</sup>C master interface of the device. The sensor hub trigger signal can be synchronized with the accelerometer/gyroscope data-ready signal (up to 104 Hz). In this configuration, the sensor hub ODR can be configured through the SHUB\_ODR\_[1:0] bits of the SLV0\_CONFIG register. Alternatively, an external signal connected to the INT2 pin can be used as the sensor hub trigger. In this second case, the maximum ODR supported for external sensors depends on the number of read / write operations that can be executed between two consecutive trigger signals.

On the sensor hub trigger signal, all the write and read I²C operations configured through the registers SLVx\_ADD, SLVx\_SUBADD, SLVx\_CONFIG and DATAWRITE\_SLV0 are performed sequentially from external sensor 0 to external sensor 3 (depending on the external sensors enabled through the AUX\_SENS\_ON\_[1:0] field in the MASTER CONFIG register).

If both the accelerometer and the gyroscope are in power-down mode, the sensor hub does not work.

All external sensors have to be connected in parallel to the MSDA/MSCL pins of the device, as illustrated in Figure 5. External sensor connections in mode 2 for a single external sensor. External pull-up resistors and the external trigger signal connection are optional and depend on the configuration of the registers.



#### **Figure 5. External sensor connections in mode 2**

**External trigger is optional**

## <span id="page-26-0"></span>**6.2 Sensor hub mode registers**

The sensor hub configuration registers and output registers are accessible when the bit SHUB\_REG\_ACCESS of the FUNC\_CFG\_ACCESS register is set to 1. After setting the SHUB\_REG\_ACCESS bit to 1, only sensor hub registers are available. In order to guarantee the correct register mapping for other operations, after the sensor hub configuration or output data reading, the SHUB\_REG\_ACCESS bit of the FUNC\_CFG\_ACCESS register must be set to 0.

The MASTER\_CONFIG register has to be used for the configuration of the I<sup>2</sup>C master interface.

A set of registers SLVx\_ADD, SLVx\_SUBADD, SLVx\_CONFIG is dedicated to the configuration of the 4 slave interfaces associated to the 4 connectable external sensors. An additional register, DATAWRITE\_SLV0, is associated to slave #0 only. It has to be used to implement the write operations.

Finally, 18 registers (from SENSOR\_HUB\_1 to SENSOR\_HUB\_18) are available to store the data read from the external sensors.

#### **6.2.1 MASTER\_CONFIG (14h)**

This register is used to configure the I²C master interface.

#### **Table 18. MASTER\_CONFIG register**



- RST\_MASTER\_REGS bit is used to reset the I<sup>2</sup>C master interface, configuration and output registers. It must be manually asserted and de-asserted.
- WRITE\_ONCE bit is used to limit the write operations on slave 0 to only one occurrence (avoiding to repeat the same write operation multiple times). If this bit is not asserted, a write operation is triggered at each ODR.

#### *Note: The WRITE\_ONCE bit must be set to 1 if slave 0 is used for read transactions.*

- START\_CONFIG bit selects the sensor hub trigger signal.
	- When this bit is set to 0, the accelerometer/gyroscope sensor has to be active (not in power-down mode) and the sensor hub trigger signal is the accelerometer/gyroscope data-ready signal, with a frequency defined by the SHUB\_ODR\_[1:0] bits of the SLV0\_CONFIG register (up to 104 Hz).
	- When this bit is set to 1, at least one sensor between the accelerometer and the gyroscope has to be active and the sensor hub trigger signal is the INT2 pin. In fact, when both the MASTER\_ON bit and START\_CONFIG bit are set to 1, the INT2 pin is configured as an input signal. In this case, the INT2 pin has to be connected to the data-ready pin of the external sensor ([Figure 5. External sensor](#page-25-0) [connections in mode 2\)](#page-25-0) in order to trigger the read/write operations on the external sensor registers. Sensor hub interrupt from INT2 is 'high-level triggered' (not programmable).
- *Note: In case of external trigger signal usage (START\_CONFIG = 1), if the INT2 pin is connected to the data-ready pin of the external sensor [\(Figure 5. External sensor connections in mode 2](#page-25-0)) and the latter is in power-down mode, then no data-ready signal can be generated by the external sensor. For this reason, the initial configuration of the external sensor register has to be performed using the internal trigger signal (START\_CONFIG = 0). After the external sensor is activated and the data-ready signal is available, the external trigger signal can be used by switching the START\_CONFIG bit to 1.*
	- PASS THROUGH\_MODE bit is used to enable/disable the I<sup>2</sup>C interface pass-through. When this bit is set to 1, the main I²C line (for example, connected to an external microcontroller) is short-circuited with the auxiliary one, in order to implement a direct access to the external sensor registers. See [Section 6.3 Sensor](#page-33-0) [hub pass-through feature](#page-33-0) for details.
	- SHUB PU EN bit enables/disables the internal pull-up on the I<sup>2</sup>C master line. When this bit is set to 0, the internal pull-up is disabled and the external pull-up resistors on the MSDA/MSCL pins are required, as shown in [Figure 5. External sensor connections in mode 2.](#page-25-0) When this bit is set to 1, the internal pull-up is enabled (regardless of the configuration of the MASTER\_ON bit) and the external pull-up resistors on the MSDA/MSCL pins are not required.
- <span id="page-27-0"></span>MASTER\_ON bit has to be set to 1 to enable the auxiliary I<sup>2</sup>C master of the device (sensor hub mode). In order to change the sensor hub configuration at runtime or when setting the accelerometer and gyroscope sensor in power-down mode, or when applying the software reset procedure, the I<sup>2</sup>C master must be disabled, followed by a 300 µs delay. The following procedure must be implemented:
- 1. Turn off  $I^2C$  master by setting MASTER ON = 0
- 2. Wait 300 µs
- 3. Change the configuration of the sensor hub registers or set the accelerometer/gyroscope in power-down mode or apply the software reset procedure
- AUX\_SENS\_ON\_[1:0] bits have to be set accordingly to the number of slaves to be used. I<sup>2</sup>C transactions are performed sequentially from slave 0 to slave 3. The possible values are:
	- 00: one slave
	- 01: two slaves
	- 10: three slaves
	- 11: four slaves

#### **6.2.2 STATUS\_MASTER (22h)**

The STATUS MASTER register, similarly to the other sensor hub configurations and output registers, can be read only after setting the SHUB\_REG\_ACCESS bit of the FUNC\_CFG\_ACCESS register to 1. The STATUS MASTER register is also mapped to the STATUS MASTER MAINPAGE register, which can be directly read without enabling access to the sensor hub registers.

#### **Table 19. STATUS\_MASTER / STATUS\_MASTER\_MAINPAGE register**



- WR\_ONCE\_DONE bit is set to 1 after a write operation performed with the WRITE\_ONCE bit configured to 1 in the MASTER\_CONFIG register. This bit can be polled in order to check if the single write transaction has been completed.
- SLAVEx NACK bits are set to 1 if a "not acknowledge" event happens during the communication with the corresponding slave x.
- SENS HUB ENDOP bit reports the status of the I<sup>2</sup>C master. During the idle state of the I<sup>2</sup>C master, this bit is equal to 1; it goes to 0 during I<sup>2</sup>C master read/write operations. When a sensor hub routine is completed, this bit automatically goes to 1 and the external sensor data are available to be read from the SENSOR\_HUB\_x registers (depending on the configuration of the SLVx\_ADD, SLVx\_SUBADD, SLVx CONFIG registers). Information about the status of the I<sup>2</sup>C master can be driven to the INT1 interrupt pin by setting the INT1\_SHUB bit of the MD1\_CFG register to 1. This signal goes high on a rising edge of the SENS\_HUB\_ENDOP signal and it is cleared only if the STATUS\_MASTER / STATUS\_MASTER\_MAINPAGE register is read.

<span id="page-28-0"></span>

### **6.2.3 SLV0\_ADD (15h), SLV0\_SUBADD (16h), SLV0\_CONFIG (17h)**

The sensor hub registers used to configure the I<sup>2</sup>C slave interface associated to the first external sensor are described hereafter.



#### **Table 20. SLV0\_ADD register**

- slave0\_add[6:0] bits are used to indicate the I<sup>2</sup>C slave address of the first external sensor.
- rw 0 bit configures the read/write operation to be performed on the first external sensor (0: write operation; 1: read operation). The read/write operation is executed when the next sensor hub trigger event occurs.





slave0\_reg[7:0] bits are used to indicate the address of the register of the first external sensor to be written (if the rw  $\overline{0}$  bit of the SLV0 ADD register is set to 0) or the address of the first register to be read (if the rw  $\overline{0}$ bit is set to 1).

#### **Table 22. SLV0\_CONFIG register**



- SHUB\_ODR\_[1:0] bits are used to configure the sensor hub output data rate when using internal trigger (accelerometer/gyroscope data-ready signals). The sensor hub output data rate can be configured to four possible values, limited by the ODR of the accelerometer and gyroscope sensors:
	- 00: 104 Hz
	- $01:52$  Hz
	- 10: 26 Hz
	- 11: 12.5 Hz

The maximum allowed value for the SHUB\_ODR\_[1:0] bits corresponds to the maximum ODR between the accelerometer and gyroscope sensors.

Slave0\_numop[2:0] bits define the number of consecutive read operations to be performed on the first external sensor starting from the register address indicated in the SLV0\_SUBADD register.

<span id="page-29-0"></span>ST

### **6.2.4 SLV1\_ADD (18h), SLV1\_SUBADD (19h), SLV1\_CONFIG (1Ah)**

The sensor hub registers used to configure the I<sup>2</sup>C slave interface associated to the second external sensor are described hereafter.



#### **Table 23. SLV1\_ADD register**

- slave1\_add[6:0] bits are used to indicate the I<sup>2</sup>C slave address of the second external sensor.
- r 1 bit enables/disables the read operation to be performed on the second external sensor (0: read operation disabled; 1: read operation enabled). The read operation is executed when the next sensor hub trigger event occurs.





Slave1 reg[7:0] bits are used to indicate the address of the register of the second external sensor to be read when the r\_1 bit of SLV1\_ADD register is set to 1.

#### **Table 25. SLV1\_CONFIG register**



Slave1\_numop[2:0] bits define the number of consecutive read operations to be performed on the second external sensor starting from the register address indicated in the SLV1\_SUBADD register.

<span id="page-30-0"></span>S7

### **6.2.5 SLV2\_ADD (1Bh), SLV2\_SUBADD (1Ch), SLV2\_CONFIG (1Dh)**

The sensor hub registers used to configure the I<sup>2</sup>C slave interface associated to the third external sensor are described hereafter.



- **Table 26. SLV2\_ADD register**
- Slave2\_add[6:0] bits are used to indicate the I<sup>2</sup>C slave address of the third external sensor.
- r 2 bit enables/disables the read operation to be performed on the third external sensor (0: read operation disabled; 1: read operation enabled). The read operation is executed when the next sensor hub trigger event occurs.





Slave2\_reg[7:0] bits are used to indicate the address of the register of the third external sensor to be read when the r\_2 bit of the SLV2\_ADD register is set to 1.

#### **Table 28. SLV2\_CONFIG register**



Slave2\_numop[2:0] bits define the number of consecutive read operations to be performed on the third external sensor starting from the register address indicated in the SLV2\_SUBADD register.

<span id="page-31-0"></span>

### **6.2.6 SLV3\_ADD (1Eh), SLV3\_SUBADD (1Fh), SLV3\_CONFIG (20h)**

The sensor hub registers used to configure the I<sup>2</sup>C slave interface associated to the fourth external sensor are described hereafter.





- Slave3 add[6:0] bits are used to indicate the I<sup>2</sup>C slave address of the fourth external sensor.
- r 3 bit enables/disables the read operation to be performed on the fourth external sensor (0: read operation disabled; 1: read operation enabled). The read operation is executed when the next sensor hub trigger event occurs.





• Slave3\_reg[7:0] bits are used to indicate the address of the register of the fourth external sensor to be read when the r\_3 bit of the SLV3\_ADD register is set to 1.

#### **Table 31. SLV3\_CONFIG register**



• Slave3\_numop[2:0] bits define the number of consecutive read operations to be performed on the fourth external sensor starting from the register address indicated in the SLV3\_SUBADD register.

#### **6.2.7 DATAWRITE\_SLV0 (21h)**

#### **Table 32. DATAWRITE\_SLV0 register**



Slave0\_dataw[7:0] bits are dedicated, when the rw\_0 bit of SLV0\_ADD register is set to 0 (write operation), to indicate the data to be written to the first external sensor at the address specified in the SLV0\_SUBADD register.

#### <span id="page-32-0"></span>**6.2.8 SENSOR\_HUB\_x registers**

Once the auxiliary I²C master is enabled, for each of the external sensors, it reads a number of registers equal to the value of the Slavex\_numop ( $x = 0, 1, 2, 3$ ) field, starting from the register address specified in the SLVx\_SUBADD (x = 0, 1, 2, 3) register. The number of external sensors to be managed is specified in the AUX\_SENS\_ON\_[1:0] bits of the MASTER\_CONFIG register.

Read data are consecutively stored (in the same order they are read) in the device registers starting from the SENSOR\_HUB\_1 register, as in the example in Figure 6. SENSOR\_HUB\_x allocation example; 18 registers, from SENSOR\_HUB\_1 to SENSOR\_HUB\_18, are available to store the data read from the external sensors.



#### **Figure 6. SENSOR\_HUB\_x allocation example**

## <span id="page-33-0"></span>**6.3 Sensor hub pass-through feature**

The PASS\_THROUGH\_MODE bit of the MASTER\_CONFIG register is used to enable/disable the I²C interface pass-through. When it is set to 1, the main I²C line (for example, connected to an external microcontroller) is short-circuited with the auxiliary one in order to implement a direct access to the external sensor registers. The pass-through feature for an external device configuration can be used only if the I²C protocol is used on the primary interface. This feature can be used to configure the external sensors.

## **Figure 7. Pass-through feature**



The following procedure can be implemented to enable pass-through mode:

- 1. If the I<sup>2</sup>C master is enabled (MASTER\_ON = 1), turn it off (set the MASTER\_ON bit to 0) and wait 300 µs.
- 2. If the pull-up on the I<sup>2</sup>C master line is enabled, disable it (set the SHUB\_PU\_EN bit of the MASTER\_CONFIG register to 0).
- 3. Enable pass-through mode by setting the PASS\_THROUGH\_MODE bit to 1.

## <span id="page-34-0"></span>**6.4 Sensor hub mode example**

The configuration of the external sensors can be performed using the pass-through feature. This feature can be enabled by setting the PASS\_THROUGH\_MODE bit of the MASTER\_CONFIG register to 1 and implements a direct access to the external sensor registers, allowing quick configuration.

The code provided below gives basic routines to configure a device in sensor hub mode. Three different snippets of code are provided here, in order to present how to easily perform a one-shot write or read operation, using slave 0, and how to set up slave 0 for continuously reading external sensor data.

The PASS\_THROUGH\_MODE bit is disabled in all these routines, in order to be as generic as possible. The **one-shot read routine** (using internal trigger) is described below. For simplicity, the routine uses the accelerometer configured at 104 Hz, without external pull-ups on the I²C auxiliary bus.

1. Write 40h to FUNC\_CFG\_ACCESS // Enable access to sensor hub registers 2. Write EXT\_SENS\_ADDR | 01h to SLV0\_ADD // Configure external device address (EXT\_SENS\_ADDR) // Enable read operation  $(rw_0 = 1)$ 3. Write REG to SLV0\_SUBADD // Configure address (REG) of the register to be read 4. Write 01h to SLV0\_CONFIG // Read one byte, SHUB\_ODR = 104 Hz 5. Write 4Ch to MASTER\_CONFIG // WRITE\_ONCE is mandatory for read // I²C master enabled, using slave 0 only // I²C pull-ups enabled on MSDA and MSCL 6. Write 00h to FUNC\_CFG\_ACCESS // Disable access to sensor hub registers 7. Read OUTX\_H\_A register // Clear accelerometer data-ready XLDA 8. Poll STATUS\_REG, until XLDA = 1 // Wait for sensor hub trigger 9. Poll STATUS\_MASTER\_MAINPAGE, until SENS\_HUB\_ENDOP = 1 // Wait for sensor hub read transaction 10. Write 40h to FUNC\_CFG\_ACCESS // Enable access to sensor hub registers 11. Write 08h to MASTER CONFIG // I<sup>2</sup>C master disable 12. Wait 300 µs 13. Read SENSOR\_HUB\_1 register // Retrieve the output of the read operation 14. Write 00h to FUNC\_CFG\_ACCESS // Disable access to sensor hub registers

The one-shot routine can be easily changed to setup the device for **continuous reading** of external sensor data:



After the execution of step 6, external sensor data are available to be read in sensor hub output registers.

The **one-shot write routine** (using internal trigger) is described below. For simplicity, the routine uses the accelerometer configured at 104 Hz, without external pull-ups on the I²C auxiliary bus.

1. Write 40h to FUNC\_CFG\_ACCESS // Enable access to sensor hub registers 2. Write EXT\_SENS\_ADDR to SLV0\_ADD // Configure external device address (EXT\_SENS\_ADDR) // Enable write operation (rw  $0 = 0$ ) 3. Write REG to SLV0 SUBADD // Configure address (REG) of the register to be written 4. Write 00h to SLV0\_CONFIG // SHUB\_ODR = 104 Hz 5. Write VAL to DATAWRITE\_SLV0 // Configure value (VAL) to be written in REG 6. Write 4Ch to MASTER\_CONFIG // WRITE\_ONCE enabled for single write // I²C master enabled, using slave 0 only // I²C pull-ups enabled on MSDA and MSCL 7. Poll STATUS\_MASTER, until WR\_ONCE\_DONE = 1 // Wait for sensor hub write transaction 8. Write 08h to MASTER\_CONFIG // I<sup>2</sup>C master disabled 9. Wait 300 µs 10. Write 00h to FUNC\_CFG\_ACCESS // Disable access to sensor hub registers

The following sequence configures the LIS2MDL external magnetometer sensor (refer to its datasheet for additional details) in continuous-conversion mode at 100 Hz (enabling temperature compensation, BDU and offset cancellation features) and reads the magnetometer output registers, saving their values in the SENSOR\_HUB\_1 to SENSOR\_HUB\_6 registers.

2. Perform **one-shot read** with SLV0\_ADD = 3Dh SLV0\_SUBADD = 4Fh // Check LIS2MDL WHO\_AM\_I register // LIS2MDL slave address is 3Ch and rw\_0=1 // WHO\_AM\_I register address is 4Fh 3. Perform **one-shot write** with SLV0\_ADD = 3Ch SLV0\_SUBADD = 60h DATAWRITE\_SLV0 = 8Ch // Write LIS2MDL register CFG\_REG\_A (60h) = 8Ch // LIS2MDL slave address is 3Ch and rw\_0=0 // Enable temperature compensation // Enable magnetometer at 100 Hz ODR in continuous mode 4. Perform **one-shot write** with SLV0\_ADD = 3Ch SLV0\_SUBADD = 61h DATAWRITE\_SLV0 = 02h // Write LIS2MDL register CFG\_REG\_B (61h) = 02h // LIS2MDL slave address is 3Ch and rw\_0=0 // Enable magnetometer offset-cancellation 5. Perform **one-shot write** with SLV0\_ADD = 3Ch SLV0\_SUBADD = 62h DATAWRITE\_SLV0 = 10h // Write LIS2MDL register CFG\_REG\_B (62h) = 10h // LIS2MDL slave address is 3Ch and rw\_0=0 // Enable magnetometer BDU 6. Set up **continuous read** with SLV0\_ADD = 3Dh SLV0\_SUBADD = 68h SLV0\_CONFIG = 06h // LIS2MDL slave address is 3Ch and rw\_0=1 // Magnetometer output registers start from 68h // Set up a continuous 6-byte read from I²C master interface

1. Write 40h to CTRL1\_XL // Turn on the accelerometer (for trigger signal) at 104 Hz

## <span id="page-36-0"></span>**7 Temperature sensor**

The ISM330IS is provided with an internal temperature sensor that is suitable for ambient temperature measurement.

If both the accelerometer and the gyroscope sensors are in power-down mode, the temperature sensor is off. The maximum output data rate of the temperature sensor is 52 Hz and its value depends on how the accelerometer and gyroscope sensors are configured:

- If the gyroscope is in power-down mode:
	- If the accelerometer is configured in low-power mode and its ODR is lower than 52 Hz, the temperature data rate is equal to the configured accelerometer ODR.
	- The temperature data rate is equal to 52 Hz for all other accelerometer configurations.
- If the gyroscope is not in power-down mode, the temperature data rate is equal to 52 Hz, regardless of the accelerometer and gyroscope configuration.

For the temperature sensor, the data-ready signal is represented by the TDA bit of the STATUS\_REG register. The signal can be driven to the INT2 pin by setting the INT2\_DRDY\_TEMP bit of the INT2\_CTRL register to 1. The temperature data is given by the concatenation of the OUT\_TEMP\_H and OUT\_TEMP\_L registers and it is represented as a number of 16 bits in two's complement format with a sensitivity of 256 LSB/°C. The output zero level corresponds to 25 °C.

## **7.1 Example of temperature data calculation**

Table 33. Output data registers content vs. temperature provides a few basic examples of the data that is read from the temperature data registers at different ambient temperature values. The values listed in this table are given under the hypothesis of perfect device calibration (that is, no offset, no gain error, and so forth).



#### **Table 33. Output data registers content vs. temperature**

## <span id="page-37-0"></span>**8 Self-test**

The embedded self-test functions allow checking the device functionality without moving it.

## **8.1 Accelerometer self-test**

When the accelerometer self-test is enabled, an actuation force is applied to the sensor, simulating a definite input acceleration. In this case, the sensor outputs exhibit a change in their DC levels which are related to the selected full scale through the sensitivity value.

The accelerometer self-test function is off when the ST[1:0] \_XL bits of the CTRL5\_C register are programmed to 00. It is enabled when the ST[1:0]\_XL bits are set to 01 (positive sign self-test) or 10 (negative sign self-test).

When the accelerometer self-test is activated, the sensor output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force.

The complete accelerometer self-test procedure is indicated in [Figure 8. Accelerometer self-test procedure.](#page-38-0)

#### <span id="page-38-0"></span>Note: Keep the device still during the self-test procedure.



 $\rightarrow$  Initialize and turn on sensor  $\rightarrow$  Set BDU = 1, FS =  $\pm$ 4 *q*, ODR = 52 Hz

#### **Power up, wait 100 ms for stable output**

**Check XLDA in STATUS\_REG (1Eh) – accelerometer data-ready bit**  A Reading OUTX\_A/OUTY\_A/OUTZ\_A clears XLDA, Wait for the first sample **Read OUTX\_A (28h/29h), OUTY\_A (2Ah/2Bh), OUTZ\_A (2Ch/2Dh)**

#### $→$  **Discard data**

**For 5 times, after checking the XLDA bit, read the output registers Read OUTX\_L\_A (28h), OUTX\_H\_A (29h):** Store data in OUTX\_NOST **Read OUTY\_L\_A (2Ah), OUTY\_H\_A (2Bh):** Store data in OUTY\_NOST **Read OUTZ\_L\_A (2Ch), OUTZ\_H\_A (2Dh):** Store data in OUTZ\_NOST *The 16-bit data is expressed in two's complement.*

**Average the stored data on each axis**

**Write 01h to CTRL5\_C (14h) → Enable accelerometer self-test Wait 100 ms for stable output**

**Check XLDA in STATUS\_REG (1Eh) – accelerometer data-ready bit** A Reading OUTX\_A/OUTY\_A/OUTZ\_A clears XLDA, Wait for the first sample **Read OUTX\_A (28h/29h), OUTY\_A (2Ah/2Bh), OUTZ\_A (2Ch/2Dh) → Discard data** 

**For 5 times, after checking the XLDA bit, read the output registers Read OUTX\_L\_A (28h), OUTX\_H\_A (29h):** Store data in OUTX\_ST **Read OUTY\_L\_A (2Ah), OUTY\_H\_A (2Bh):** Store data in OUTY\_ST **Read OUTZ\_L\_A (2Ch), OUTZ\_H\_A (2Dh):** Store data in OUTZ\_ST *The 16-bit data is expressed in two's complement.*

#### **Average the stored data on each axis**



## <span id="page-39-0"></span>**8.2 Gyroscope self-test**

The gyroscope self-test allows testing the mechanical and electrical parts of the gyroscope sensor: when it is activated, an actuation force is applied to the sensor, emulating a definite Coriolis force and the seismic mass is moved by means of this electrostatic test-force. In this case, the sensor output exhibits an output change. The gyroscope self-test function is off when the ST[1:0] G bits of the CTRL5 C register are programmed to 00. It

is enabled when the ST[1:0]\_G bits are set to 01 (positive sign self-test) or 11 (negative sign self-test). When the gyroscope self-test is active, the sensor output level is given by the algebraic sum of the signals produced by the angular rate acting on the sensor and by the electrostatic test-force.

The complete gyroscope self-test procedure is indicated in [Figure 9. Gyroscope self-test procedure.](#page-40-0)

<span id="page-40-0"></span>Note: Keep the device still during the self-test procedure.

**Write 00h to CTRL1\_XL (10h) Write 5Ch to CTRL2\_G (11h) Write 44h to CTRL3\_C (12h) Write 00h to CTRL4\_C (13h) Write 00h to CTRL5\_C (14h) Write 00h to CTRL6\_C (15h) Write 00h to CTRL7\_G (16h) Write 00h to CTRL9\_C (18h) Write 00h to CTRL10\_C (19h)**

 $\rightarrow$  Initialize and turn on sensor  $\rightarrow$  Set BDU = 1, ODR = 208 Hz, FS =  $\pm$ 2000 dps

**Power up, wait 100 ms for stable output Check GDA in STATUS\_REG (1Eh) – gyroscope data-ready bit** → Reading OUTX\_G/OUTY\_G/OUTZ\_G clears GDA, wait for the first sample **Read OUTX\_G(22h/23h), OUTY\_G(24h/25h), OUTZ\_G(26h/27h) Discard data**

**For 5 times, after checking the GDA bit, read the output registers Read OUTX\_L\_G(22h), OUTX\_H\_G(23h):** Store data in OUTX\_NOST **Read OUTY\_L\_G(24h), OUTY\_H\_G(25h):** Store data in OUTY\_NOST **Read OUTZ\_L\_G(26h), OUTZ\_H\_G(27h):** Store data in OUTZ\_NOST *The 16-bit data is expressed in two's complement.*

**Average the stored data on each axis**



**Check GDA in STATUS\_REG (1Eh) – gyroscope data-ready bit** → Reading OUTX/OUTY/OUTZ clears GDA, wait for the first sample **Read OUTX\_G(22h/23h), OUTY\_G(24h/25h), OUTZ\_G(26h/27h) Discard data**

**For 5 times, after checking the GDA bit, read the output registers Read OUTX\_L\_G(22h), OUTX\_H\_G(23h):** Store data in OUTX\_NOST **Read OUTY\_L\_G(24h), OUTY\_H\_G(25h):** Store data in OUTY\_NOST **Read OUTZ\_L\_G(26h), OUTZ\_H\_G(27h):** Store data in OUTZ\_NOST

*The 16-bit data is expressed in two's complement.*

```
Average the stored data on each axis
```


## **9 ISPU**

<span id="page-41-0"></span>W

The ISPU (intelligent sensor processing unit) is an embedded programmable core that allows reading sensor data and processing it inside the ISM330IS device and can directly provide, when necessary, the results of said processing to an external microcontroller. The ISPU can run any type of processing, from basic signal processing to artificial intelligence algorithms.

The ISPU in the ISM330IS device is based on the STRED architecture, a proprietary architecture developed by STMicroelectronics, targeting extremely low power consumption and a small silicon area.

The ISPU is based on a 32-bit RISC Harvard architecture and features a minimal floating-point unit (FPU) to accelerate single precision floating-point operations (multiplication, addition, and subtraction). The complete ISPU instruction set is available in [Table 38](#page-58-0) of Appendix A.

The ISPU is supported by two separate RAMs:

- 1. 32 KB for code and read-only data
- 2. 8 KB for variable data

Note that the device does not have any on-board nonvolatile memory to store the program, which means that the program must be reloaded to the device RAM each time power to the device is removed and reapplied.

Note also that the 32 KB RAM is writable from the device interface (<sup>12</sup>C or SPI) to load the program, but it is not writable by the ISPU and, as a consequence, cannot be used for storing variable data. The 8 KB RAM instead is writable both from the device interface and by the ISPU.

The ISPU is able to interact both with the sensor via a set of internal registers and with an external microcontroller by communicating through a set of registers accessible both by the ISPU and the external microcontroller over the device interface.



#### **Figure 10. Sensor with ISPU core**

The ISPU is designed to be normally in a sleep state, where the clock is disabled. When new data is generated by the sensor, the ISPU is woken up and the new data sample can be processed. As shown in [Figure 10](#page-41-0), the ISPU can access all the sensor data generated by the device itself (accelerometer, gyroscope, temperature) and the data read from an external sensor through the I²C master interface (see [Section 6 Mode 2 - sensor hub](#page-25-0) [mode\)](#page-25-0). The ISPU can also access data written by an external microcontroller in dedicated registers. This data may represent configuration values needed by the processing logic or flags set to request an action to the ISPU. Using all this input data, the ISPU can run up to 30 algorithms and, once the data sample has been processed, it can write the results in the general-purpose output registers, that the external microcontroller can read to retrieve the needed information. The ISPU can also generate interrupt signals on the INT1 and INT2 pins of the device in order to signal to the external microcontroller that there is new relevant data to be read from the output registers or even directly signal the detection of a specific event without the need to read any output data. By using the interrupts, it is possible to keep the external microcontroller in a sleep state for most of the time in order to drastically reduce the power consumption of the system. Once the ISPU has finished all processing for the current data sample and has updated the relevant output registers, then it can be put again in the sleep state to avoid consuming power while waiting for the next data sample.

The ISPU program can be written in standard C code, which allows for high flexibility and reuse of code written for other architectures. It is nonetheless recommended to implement appropriate optimizations for the ISPU architecture if the performance of the processing logic is insufficient to keep up with the sensor data rate or to further reduce power consumption. For example, operations that are not hardware accelerated, like floating-point division, should be avoided as much as possible.

A toolchain is provided on the STMicroelectronics website ([ISPU-Toolchain\)](http://www.st.com/content/st_com/en/products/development-tools/software-development-tools/sensor-software-development-tools/ispu-toolchain.html), containing tools for the compilation of the code (based on GNU GCC) and the conversion of binary files into a format suitable to be loaded into the device. Additionally, templates and examples that can be used to quickly start programming the ISPU are available in the X-CUBE-ISPU STM32Cube expansion package.

*Note: Support for some of the functions described in this document (for example, processing cycle, algorithm management, interrupt handling) is already available in the ISPU code of the templates and examples.* This document does not describe how to use the software tools mentioned above, but describes every functionality related to the ISPU at the device level.

## <span id="page-43-0"></span>**9.1 Processing cycle and rate configuration**

As already introduced, the ISPU is designed for sample-by-sample processing in a cycle:

- 1. The ISPU is woken up by an internal signal generated by the sensor when new data (from the accelerometer or the gyroscope, not from the external sensor) is available.
- 2. The code to process the sample is executed.
- 3. The ISPU is put back to sleep until the next sample is available.
- *Note: Processing must be completed before the next sample is ready and the signal that triggers the ISPU to wake up is generated. If this condition is not met, it results in one or more missed samples that are not processed by the implemented logic. Refer to [Section 9.9 Interrupts](#page-51-0) for a method to monitor the execution time of the ISPU processing.*

The rate at which the ISPU is triggered is configurable and depends on three settings:

- Accelerometer output data rate, configurable by setting the ODR XL[3:0] field in the CTRL1\_XL register. Refer to [Table 7](#page-13-0) for the available rates.
- Gyroscope output data rate, configurable by setting the ODR\_G[3:0] field in the CTRL2\_G register. Refer to [Table 8](#page-14-0) for the available rates.
- ISPU IRQ rate, configurable by setting the ISPU\_RATE\_[3:0] field in the CTRL9\_C register. Refer to Table 34 for the available rates.

Normally, the ISPU IRQ rate represents the rate at which the ISPU is triggered. However, if the accelerometer and gyroscope output data rates are both lower than the ISPU IRQ rate, the rate at which the ISPU is triggered is limited to the faster rate between the accelerometer and gyroscope output data rates. This is due to the fact that the ISPU is triggered by new data samples available from the sensors. The actual ISPU rate can be obtained using the following equation:

ISPU\_ACTUAL\_RATE = min(max(ODR\_XL, ODR\_G), ISPU\_RATE)

Note that, if the ISPU IRQ rate is lower than the sensor output data rate, the sensor data read by the ISPU is downsampled (there is no additional filtering applied to the data, so the signal processed by the ISPU can be potentially affected by aliasing).



#### **Table 34. ISPU IRQ rate selection**

The ISPU can be put in the sleep state by attempting to access (via a load or store instruction) an address outside of the address space (see [Section 9.2 Memory mapping\)](#page-44-0). This causes the clock of the ISPU to be stopped. This can be achieved, for example, by executing a load from address 0x20000 using the following assembly code:

ldb %r0, [0x20000]

When the new data sample arrives from the sensor generating the trigger to wake up the ISPU, the clock is restarted and the execution resumes from the next instruction.

### <span id="page-44-0"></span>**9.2 Memory mapping**

Memory addresses are expressed as 17-bit values in the ISPU. The address space is subdivided as follows:

- $0x00000 0x01$  FFF  $\rightarrow$  Variable data RAM (8 KB)
- $0x06800 0x068$  FF  $\rightarrow$  Most of the registers, including the input data registers and output registers
- $0x06900 0x069FF \rightarrow$  Additional registers, including the configuration registers
- $0x10000 0x17$  FFF  $\rightarrow$  Code and read-only data RAM (32 KB)

For a detailed list of all register addresses, refer to [Section 2 Registers](#page-3-0).

### **9.3 ISPU interaction registers**

Most of the registers used to interact with the ISPU fall under the group named "ISPU interaction registers" (refer to [Section 2.1 ISPU interaction registers](#page-5-0) for the complete list).

In order to access these registers from the device interface, it is necessary to set the ISPU\_REG\_ACCESS bit in the FUNC\_CFG\_ACCESS register to 1. Once it is no longer needed to access these registers, the ISPU\_REG\_ACCESS bit should be set back to 0 in order to restore access to the default registers.

## **9.4 Sensor data**

Both the data generated by the sensor itself and the data read from the external sensor through the sensor hub can be read from the corresponding internal registers only accessible from the ISPU:

- **Accelerometer** 
	- X-axis: ISPU\_ARAW\_X\_L (6880h) contains the least significant byte, ISPU\_ARAW\_X\_H (6881h) contains the most significant byte.
	- Y-axis: ISPU\_ARAW\_Y\_L (6884h) contains the least significant byte, ISPU\_ARAW\_Y\_H (6885h) contains the most significant byte.
	- Z-axis: ISPU\_ARAW\_Z\_L (6888h) contains the least significant byte, ISPU\_ARAW\_Z\_H (6889h) contains the most significant byte.
- **Gyroscope** 
	- X-axis: ISPU\_GRAW\_X\_L (688Ch) contains the least significant byte, ISPU\_GRAW\_X\_H (688Dh) contains the most significant byte.
	- Y-axis: ISPU\_GRAW\_Y\_L (6890h) contains the least significant byte, ISPU\_GRAW\_Y\_H (6891h) contains the most significant byte.
	- Z-axis: ISPU\_GRAW\_Z\_L (6894h) contains the least significant byte, ISPU\_GRAW\_Z\_H (6895h) contains the most significant byte.
- **External sensor** 
	- First byte: ISPU\_ERAW\_0\_L (6898h)
	- Second byte: ISPU\_ERAW\_0\_H (6899h)
	- Third byte: ISPU\_ERAW\_1\_L (689Ch)
	- Fourth byte: ISPU\_ERAW\_1\_H (689Dh)
	- Fifth byte: ISPU\_ERAW\_2\_L (68A0h)
	- Sixth byte: ISPU\_ERAW\_2\_H (68A1h)
- Temperature: ISPU\_TEMP\_L (68A4h) contains the least significant byte, ISPU\_TEMP\_H (68A5h) contains the most significant byte.

The values of each axis of the accelerometer and gyroscope, and the temperature value are expressed as 16-bit words in two's complement. Within the ISPU code, they should be interpreted using the *int16\_t* type available in the *stdint.h* library. Alternatively, it is possible to read, for each value, two more bytes (available in the registers immediately after the first two bytes) and interpret the four bytes as a 32-bit word in two's complement (*int32\_t* type), as a sign extension to 32 bits is applied when the values are written to the registers. The values represent the raw data generated by the sensor, so, if necessary, the sensitivity must be applied to the values by following the same procedure used for the regular sensor output registers.

The external sensor data should be interpreted according to the format produced by the sensor connected to the sensor hub. Note that the sign extension is applied also to the external sensor data for each couple of bytes (for example ISPU\_ERAW\_0\_L and ISPU\_ERAW\_0\_H are treated as one value and extended to 32 bits), but it might be wrong to use depending on the original format of the data. If that is the case, the sign extension should be ignored and only the first 16 bits should be used.

### <span id="page-45-0"></span>**9.5 Configuration**

Besides reading the sensor data, it might be useful to receive inputs from the external microcontroller, for example to communicate some configuration parameters values at runtime instead of having to set them at compile time. For this reason, four 16-bit general-purpose registers are available:

- ISPU\_DUMMY\_CFG\_1 (73h-74h / 6974h-6975h)
- ISPU\_DUMMY\_CFG\_2 (75h-76h / 6976h-6977h)
- ISPU\_DUMMY\_CFG\_3 (77h-78h / 6978h-6979h)
- ISPU\_DUMMY\_CFG\_4 (79h-7Ah / 697Ah-697Bh)

These registers are readable and writable from the device interface (that is, from the external microcontroller) and are readable from the ISPU. The registers are general-purpose and any value can be encoded in the 8 bytes available. However, when reading the values from the ISPU, note that:

The first byte of each 16-bit register (for example, ISPU\_DUMMY\_CFG\_1\_L at 6974h) can be read individually, but the second byte (for example, ISPU\_DUMMY\_CFG\_1\_H at 6975h) cannot. In order to properly read the second byte, the whole 16-bit register must be read as a single value. The second byte can then be extracted, for example with a shift operation:

uint8 t second byte = \*((volatile uint16 t \*)ISPU DUMMY CFG 1) >> 8;

• Bytes that are not contained in the same 16-bit register cannot be read together in one step, but each 16-bit register must be read separately. The final value can then be obtained by reassembling the bytes as needed. For example, to read a 32-bit value contained in ISPU\_DUMMY\_CFG\_1 and ISPU\_DUMMY\_CFG\_2:

```
uint32 t four bytes value = ((uint32 t)*((volatile uint16 t *)ISPU DUMMY CFG 2) << 16)
| *((volatile uint16 t *) ISPU DUMMY CFG 1);
```
If the ISPU\_DUMMY\_CFG registers are used to set the initial configuration parameters for an algorithm, it is recommended to write these values before enabling the algorithm (explained in [Section 9.8 Algorithms\)](#page-48-0), so that they are available for the algorithm initialization code.

An additional register, ISPU\_IF2S\_FLAG (0Ch-0Dh / 680Ch-680Dh), provides bits that can be set from the device interface (by the external microcontroller) and cleared by the ISPU. This register, contrary to the ISPU\_DUMMY\_CFG registers, is part of the ISPU interaction registers.

The intended use of the ISPU\_IF2S\_FLAG register is to raise flags to the ISPU, which can check the register, detect the bits that are set to 1, perform specific actions accordingly, and then clear the bits to signal that the request received from the device interface was served.

In order to set a bit of the ISPU\_IF2S\_FLAG register, it is sufficient to write 1 to it from the device interface. In order to clear the bit, the ISPU must write again 1 to it. While this might be counterintuitive, writing 1 means requesting the bit to be cleared.

The following code provides an example of how to use the ISPU\_IF2S\_FLAG within the ISPU:

```
uint8 t flag = *((volatile uint8 t *)ISPU IF2S FLAG) & 0x01; // get bit 0 value
if (flag) {
     // serve request from external microcontroller
    *((volatile uint8_t *)ISPU_IF2S_FLAG) = 0x01; // clear bit 0
}
```
## <span id="page-46-0"></span>**9.6 Additional inputs**

In addition to the registers described in [Section 9.4 Sensor data](#page-44-0) and [Section 9.5 Configuration](#page-45-0), there are two more inputs accessible from the ISPU:

- TIMESTAMP0 (40h / 6940h), TIMESTAMP1 (41h / 6941h), TIMESTAMP2 (42h / 6942h) and TIMESTAMP3 (43h / 6943h) provide the timestamp information (see [Section 5 Timestamp](#page-24-0)).
- ISPU\_DTIME\_0\_L (6948h), ISPU\_DTIME\_0\_H (6949h), ISPU\_DTIME\_1\_L (694Ah), and ISPU\_DTIME\_1\_H (694Bh) provide an accurate value of the actual delta time of the device.

The timestamp is expressed as a 32-bit word with a bit resolution of 25 μs (typical).

The delta time is expressed as a 32-bit word encoded as a single-precision floating-point number and represents, in seconds, the actual delta time (time between two consecutive samples) of the sensor with the data rate configured at 104 Hz. The delta time value always refers to the sensor configured at 104 Hz, regardless of the data rate currently set, so the value must be properly rescaled if the delta time for a different data rate is needed (for example, it must be doubled to obtain the delta time for 52 Hz or halved to obtain the delta time for 208 Hz). This is useful because the data rate of the sensor is not guaranteed to be exactly the nominal value and, as a consequence, the delta time can deviate from the nominal value. The value in the ISPU\_DTIME registers, properly rescaled for the configured data rate, can then be used when high accuracy is necessary, for example when integrating gyroscope data over time.

Just like the ISPU\_DUMMY\_CFG registers, both TIMESTAMP and ISPU\_DTIME cannot be read from the ISPU in one step as 32-bit values, but must be read in two steps (first two bytes and last two bytes) and then recombined. For example, the timestamp value can be read using the following code:

```
uint32 t timestamp = ((uint32 t)*((volatile uint16 t *)TIMESTAMP2) << 16) | *((volatile
uint16^t *)TIMESTAMP0);
uint64 t timestamp us = timestamp * 25;
```
Note that the timestamp generation must be enabled by setting the TIMESTAMP\_EN bit to 1 in the CTRL10\_C register.

The delta time register value, instead, can be read and rescaled as follows:

```
union {
    uint32 t bytes;
     float value;
1 dtime;
dtime.bytes = ((uint32 t)*((volatile uint16 t *)ISPU DTIME 1) << 16) | *((volatile uint16 t
*)ISPU_DTIME_0);
dtime.value \overline{t} = 104.0f / ISPU ACTUAL RATE;
```
Note that the delta time value contained in the ISPU\_DTIME register is fixed and does not change at runtime. For this reason, the value may be read only once, for example during the initialization routine of an algorithm.

### **9.7 Outputs**

<span id="page-47-0"></span>W

In order to export the results of the processing, the ISPU can write data to be read from the device interface to a set of general-purpose registers. In particular, 32 16-bit registers are available, for a total of 64 bytes that can be used to encode any information. These registers are part of the ISPU interaction registers:

- ISPU\_DOUT\_00\_L (10h / 6810h), ISPU\_DOUT\_00\_H (11h / 6811h)
- ISPU\_DOUT\_01\_L (12h / 6812h), ISPU\_DOUT\_01\_H (13h / 6813h)
- ...
- ISPU\_DOUT\_31\_L (4Eh / 684Eh), ISPU\_DOUT\_31\_H (4Fh / 684Fh)

These registers are readable and writable from the ISPU, but are only readable by the external microcontroller from the device interface.

A block data update (BDU) mechanism in these registers is also available. Usually, if the output values are read synchronously to an interrupt signal generated by the ISPU when the outputs have just been written, this mechanism is not needed. However, if the output values are read asynchronously or if reading from the external microcontroller is very slow, it might happen that some bytes of a particular output value are read before being updated with a new value by the ISPU, while the other bytes are read after. The resulting read value is thus corrupted. The BDU prevents this problem by blocking the refresh of all the bytes of the value at the start of the read until all bytes have been read. Note that the write of the new value by the ISPU is successful, but the old value is sent over the device interface until all bytes have been read.

The block data update can be enabled by setting the BDU bit to 1 in the CTRL3 C register. In addition, since the ISPU output registers are general purpose and the data may be encoded in multiple ways, a few different configurations for the BDU are available to accommodate most usages. The available configurations are listed in Table 35 and can be set by writing the ISPU\_BDU\_[1:0] field in the CTRL9\_C register.

#### **Table 35. ISPU block data update configuration**



For example, by setting the ISPU\_BDU\_[1:0] field to 01, the first 32 bytes are considered to be 16 values of 2 bytes each, while the last 32 bytes are considered to be 8 values of 4 bytes each.

## <span id="page-48-0"></span>**9.8 Algorithms**

The ISPU is an embedded core that can be freely programmed to handle the processing of data as desired. However, the device also implements some mechanisms at a hardware level to facilitate the execution of multiple algorithms or processing logics and the management of their lifecycle.

The device is able to generate a number of interrupt requests (IRQ), as shown in Table 36. These should not be confused with the interrupts generated by the device on the INT1 and INT2 pins, described in [Section 9.9 Interrupts](#page-51-0).

Each interrupt request corresponds to a hardware signal that can be sent to the ISPU to execute a specific routine upon request. The user must create an interrupt vector table (IVT) to map each interrupt request to a proper routine to serve it. Each entry of the IVT must be implemented as a jump to the routine. The jump instruction must be placed at the address specified in Table 36. Note that the IVT must be placed at the beginning of the 32 KB RAM for code and read-only data, so the addresses specified in the table are relative to the address 0x10000.



#### **Table 36. ISPU interrupt requests**



The interrupt request at 0x00 is generated when booting the ISPU (see [Section 9.12 Boot procedure](#page-56-0)) and must jump to a procedure that executes the startup code and then puts the ISPU in the sleep state to wait for the first data sample from the sensor.

As indicated in [Table 36](#page-48-0), there is hardware support for up to 30 algorithms, from algorithm 00 to algorithm 29. The device is able to generate, for each algorithm, an interrupt request to execute the algorithm initialization code and an interrupt request to execute the run code of the algorithm.

The generation of the interrupt requests related to the algorithms is controlled by the user by writing, from the ISPU code, to the appropriate registers. First of all, the ISPU\_GLB\_CALL\_EN bit in ISPU\_GLB\_CALL\_EN (6800h) must be set to 1 in order to enable the interrupt request generation for all algorithms.

Then, in order to generate an interrupt request for an algorithm, the corresponding bit must be set to 1 in registers ISPU\_CALL\_EN\_0 (68B8h), ISPU\_CALL\_EN\_1 (68B9h), ISPU\_CALL\_EN\_2 (68BAh) and ISPU\_CALL\_EN\_3 (68BBh). Note that bit 0 of the ISPU\_CALL\_EN\_0 register must be kept at 0. For example, in order to generate an interrupt request for algorithm 00, the bit ISPU\_CALL\_ALGO\_0 (which is bit 1) of ISPU\_CALL\_EN\_0 must be set to 1. When this bit is set to 1, the interrupt request for the corresponding algorithm is generated and the bit value remains at 1 until the interrupt service routine of the algorithm has completed. Once the routine has completed, the bit is automatically reset to 0. This allows monitoring the status of the execution of the algorithms and waiting for their completion before putting the ISPU in the sleep state to wait for the next data sample from the sensor.

When an interrupt is requested for an algorithm, the interrupt request generated normally corresponds to the routine for running the algorithm, except for the first time, when an interrupt request is generated to execute the algorithm initialization routine. In order to trigger again the execution of the algorithm initialization code, it is necessary to disable and re-enable the algorithm, as explained in the following paragraphs.

Of course the interrupt requests for the algorithms can be generated at any time, but it is recommended to generate them after the ISPU has been woken up due to a new data sample being available from the sensor. In this way the algorithms can be executed to process the new data sample and then the ISPU can be again put in the sleep state.

[Figure 11](#page-52-0) in [Section 9.9 Interrupts](#page-51-0) shows the usage of the ISPU\_CALL\_EN registers in the recommended processing cycle.

If the execution of multiple algorithms is requested at the same time, the algorithm routines are executed in order, from algorithm 29 to algorithm 00.

A set of registers, part of the ISPU interaction registers, is available to enable or disable each algorithm from the device interface:

- ISPU\_ALGO0 (70h / 6870h) allows enabling / disabling algorithms 00 to 07.
- ISPU\_ALGO1 (71h / 6871h) allows enabling / disabling algorithms 08 to 15.
- ISPU\_ALGO2 (72h / 6872h) allows enabling / disabling algorithms 16 to 23.
- ISPU\_ALGO3 (73h / 6873h) allows enabling / disabling algorithms 24 to 29.

As mentioned above, disabling and re-enabling an algorithm using these registers resets an internal flag that causes the algorithm initialization routine to be called the next time an interrupt request is generated. Aside from this, it is up to the user to use these registers within the ISPU code to enable and disable the execution of the algorithms, which exclusively depends on the value of the ISPU\_GLB\_CALL\_EN bit and on which bits are written to 1 in the ISPU\_CALL\_EN registers. For example, when the ISPU is woken up, the ISPU\_ALGO registers can be read in order to determine which algorithms are enabled and set the corresponding bits in the ISPU\_CALL\_EN registers, thus executing only the enabled algorithms. This can be achieved as follows:

\*((volatile uint32\_t \*)ISPU\_CALL\_EN) = \*((volatile uint32\_t \*)ISPU\_ALGO) << 1;

The bits in the ISPU\_ALGO registers can also be cleared from the ISPU in order to disable the algorithms. This can be achieved by writing 1 to the bit corresponding to the algorithm to disable. While this might be counterintuitive, writing 1 means requesting the bit to be cleared. However, it is not possible to enable the algorithms from the ISPU.

### <span id="page-51-0"></span>**9.9 Interrupts**

In order to keep the external microcontroller sleeping most of the time, it is necessary to avoid polling for new results from the ISPU. For this reason, it is possible to generate interrupt signals on the INT1 and INT2 pins of the device to wake up the external microcontroller only when necessary.

First of all, routing the interrupts must be enabled:

- Setting INT1\_ISPU to 1 in the MD1\_CFG register enables routing the interrupts to the INT1 pin.
- Setting INT2\_ISPU to 1 in the MD2\_CFG register enables routing the interrupts to the INT2 pin.

The interrupts can then be configured in two different modes by setting the LATCH bit in the ISPU\_CONFIG register, which is part of the ISPU interaction registers:

- Pulsed mode is selected by setting the LATCH bit to 0 (default value).
- Latched mode is selected by setting the LATCH bit to 1.

If the interrupts are configured in pulsed mode, the interrupt pins must be directly controlled from the ISPU code by writing 0 or 1 to the INT1 and INT2 bits in register ISPU\_INT\_PIN (685Ch). Writing 0 causes the pin to be set to the inactive level, writing 1 causes the pin to be set to the active level.

Note that the active level of the interrupt pins can be either set to high or low depending on the value of the H\_LACTIVE bit in the CTRL3\_C register. If the H\_LACTIVE bit is set to 0, the interrupt pins are active high, otherwise they are active low.

In order to generate a pulsed interrupt signal, the INT1 or INT2 bit (based on the desired pin) can be set to 1 at the end of the processing of a data sample (if an interrupt must be raised) and set back to 0 when the ISPU is woken up because the next data sample is available. In this way, the interrupt line remains active for no longer than the time between the generation of two consecutive samples and the external microcontroller does not need to perform any action to reset the line.

If the interrupts are instead configured in latched mode, the ISPU is unable to directly set the pin level. Instead, the interrupt line is automatically controlled by the device.

A latched interrupt is generated when one or multiple interrupt flags are raised in the interrupt status registers, which are part of the ISPU interaction registers:

- ISPU INT STATUS0 (58h / 6858h) contains the interrupt flags for algorithms 00 to 07.
- ISPU\_INT\_STATUS1 (59h / 6859h) contains the interrupt flags for algorithms 08 to 15.
- ISPU INT STATUS2 (5Ah / 685Ah) contains the interrupt flags for algorithms 16 to 23.
- ISPU INT STATUS3 (5Bh / 685Bh) contains the interrupt flags for algorithms 24 to 29.

In addition, the bits in the ISPU\_INT1\_CTRL or ISPU\_INT2\_CTRL registers corresponding to the raised interrupt flags must be set to 1, otherwise, the flags are ignored and the latched interrupt is not generated on the pins. These control registers, part of the ISPU interaction registers, must be written from the device interface and can be used to enable or disable routing the interrupts to the INT1 and INT2 pins for each algorithm:

- ISPU\_INT1\_CTRL0 (50h / 6850h) allows enabling / disabling routing to INT1 for algorithms 00 to 07.
- ISPU INT1 CTRL1 (51h / 6851h) allows enabling / disabling routing to INT1 for algorithms 08 to 15.
- ISPU\_INT1\_CTRL2 (52h / 6852h) allows enabling / disabling routing to INT1 for algorithms 16 to 23.
- ISPU INT1 CTRL3 (53h / 6853h) allows enabling / disabling routing to INT1 for algorithms 24 to 29.
- ISPU\_INT2\_CTRL0 (54h / 6854h) allows enabling / disabling routing to INT2 for algorithms 00 to 07.
- ISPU\_INT2\_CTRL1 (55h / 6855h) allows enabling / disabling routing to INT2 for algorithms 08 to 15.
- ISPU\_INT2\_CTRL2 (56h / 6856h) allows enabling / disabling routing to INT2 for algorithms 16 to 23.
- ISPU\_INT2\_CTRL3 (57h / 6857h) allows enabling / disabling routing to INT2 for algorithms 24 to 29.

In latched mode, the interrupt line is set back to the inactive level when the external microcontroller reads the raised bits in the interrupt status registers.

Note that the interrupt flags in the interrupt status registers are not automatically generated, but it is up to the user to write, from the ISPU code, the corresponding bit to 1 when an algorithm triggers an interrupt (in pulsed mode, this should be done before generating the actual interrupt signal on the pin). If latched mode is enabled, then the bits are automatically reset when reading the interrupt status registers from the device interface. If latched mode is disabled, it is once again up to the user to set the bits back to 0. The reset of these bits should be performed at the same time as the the ISPU\_INT\_PIN register is written in order to set the interrupt pin back to the inactive level (for example, when the ISPU is woken up because the next data sample is available). The purpose of the interrupt status registers is to allow the external microcontroller to understand which algorithms have generated the interrupt.

<span id="page-52-0"></span>Figure 11 shows the usage of the ISPU\_INT\_PIN and ISPU\_INT\_STATUS registers in the recommended processing cycle. Note that, as explained above, writing the ISPU\_INT\_PIN register does not have an effect if latched mode is enabled, but should be done anyway to support pulsed mode with the same code.



*1. This step is not necessary if interrupt latched mode is enabled.*

In the main register page, a copy of the interrupt flags is also available in registers ISPU\_INT\_STATUS0\_MAINPAGE, ISPU\_INT\_STATUS1\_MAINPAGE, ISPU\_INT\_STATUS2\_MAINPAGE, and ISPU\_INT\_STATUS3\_MAINPAGE, which are readable without having to enable the access to the ISPU interaction registers. If latched mode is enabled, in order to clear the interrupt, reading these registers is equivalent to reading the ISPU\_INT\_STATUS registers.

Of course the bits of the interrupt status registers can be used freely, so if the concept of multiple algorithms is not used, the bits can be used, for example, to distinguish different types of interrupts related to the same algorithm.

Note that, in pulsed mode, the ISPU\_INT1\_CTRL and ISPU\_INT2\_CTRL registers produce no effect on the device, and it is up to the user to use them within the ISPU code to generate an interrupt only if the bit corresponding to the algorithm that generates the interrupt is set to 1, meaning that the interrupt must be routed to the pin. A generic interrupt can be generated at software level and then, based on the ISPU\_INT1\_CRTL and ISPU\_INT2\_CTRL register values, it can be decided whether to generate an interrupt on the desired interrupt pin. This can be achieved with some simple masking, as shown in the following code.

```
*((volatile uint8 t *)ISPU_INT_PIN) = (((int status & *((volatile uint32 t *)ISPU_INT1_CTRL)
> 0) << 0) | (((\overline{int} status & \overline{\star}(volatile uint32 t *)ISPU INT2 CTRL) > 0) << 1);
```
In the snippet of code above, the *int\_status* variable contains the interrupt flags for all algorithms (this is also the value that can be written to the interrupt status registers). The value of this variable is masked with the content of the interrupt control registers to determine whether to actually trigger an interrupt on each of the two pins (INT1 and INT2).

<span id="page-53-0"></span>In addition to the physical interrupts, an additional register, ISPU\_S2IF\_FLAG (0Eh-0Fh / 680Eh-680Fh), provides bits that can be set by the ISPU and cleared from the device interface by the external microcontroller. This register is part of the ISPU interaction registers.

The intended use of the ISPU\_S2IF\_FLAG register is to raise flags to the external microcontroller, which can check the register, detect the bits that are set to 1, perform specific actions accordingly and then clear the bits to signal that the request received from the ISPU was served. In this sense, these bits can be used to implement a sort of software interrupt. Of course, in this case, the external microcontroller needs to poll the register to detect when the flags are raised. Alternatively, this register could be used in combination with a physical interrupt to ask the external microcontroller to perform some actions when the interrupt is received.

In order to set a bit of the ISPU\_S2IF\_FLAG register, it is sufficient to write 1 to it from the ISPU. In order to clear the bit, the bit must be written again to 1 from the device interface. While this might be counterintuitive, writing 1 means requesting the bit to be cleared.

The INT2 pin can also be used for monitoring the active time of the ISPU. The ISPU sleep signal can be routed to the INT2 pin of the device by setting the INT2\_SLEEP\_ISPU bit to 1 in the INT2\_CTRL register. When this functionality is enabled, the INT2 line is set to the inactive level while the ISPU is running, and set to the active level while the ISPU is sleeping. Using the signal produced on the INT2 pin, it is then possible to measure the total execution time of processing for one data sample. This can be achieved by measuring the time that the signal remains continuously at the inactive level, for example using a logic analyzer or a timer on the external microcontroller. Figure 12 shows an example of the signal produced on the INT2 pin after enabling the INT2\_SLEEP\_ISPU bit.



#### **Figure 12. Example of the ISPU sleep signal on the INT2 pin (H\_LACTIVE = 0)**

As explained in [Section 9.1 Processing cycle and rate configuration,](#page-43-0) evaluating the execution time is important to make sure that the processing is completed before the next data sample is available. Additionally, it makes it possible to evaluate the impact of optimizations to improve the performance of the processing logic, which, even if it is already fast enough to process data at the configured data rate, can still be improved to reduce the active time of the ISPU and thus the power consumption.

Another way to evaluate the performance of the implemented code is to set the interrupts in pulsed mode and control either or both interrupt pins directly. This allows measuring the performance of specific portions of code instead of the whole processing logic. This can be achieved, for example, by setting an interrupt pin to the inactive level just before the portion of code of interest and setting it back to the active level just after. The execution time for the portion of code of interest can then be obtained by measuring the time that the interrupt signal remains continuously at the inactive level (using a logic analyzer or a timer on the external microcontroller).

## <span id="page-54-0"></span>**9.10 Memory access**

The ISPU is supported by two separate RAMs, one of 32 KB size for code and read-only data, and one of 8 KB size for variable data.

In addition to being accessible from the ISPU, the contents of the two RAMs can also be accessed from the device interface (I²C or SPI) using specific procedures. As explained in [Section 9.11 Program loading](#page-55-0), this is necessary in order to load the binary of the program to the RAM.

In order to write to the RAM, these steps must be followed:

- 1. The MEM\_SEL bit in the ISPU\_MEM\_SEL register must be configured to select one of the two RAMs.
	- a. Writing 0 to MEM\_SEL selects the variable data RAM (8 KB).
	- b. Writing 1 to MEM SEL selects the code and read-only data RAM (32 KB).
- 2. Write 0 to READ\_MEM\_EN in the ISPU\_MEM\_SEL register to enable writing.
- 3. Write the address that the data must be written to in the ISPU\_MEM\_ADDR registers.
	- a. The ISPU\_MEM\_ADDR1 register must contain the most significant byte of the address.
	- b. The ISPU MEM ADDR0 register must contain the least significant byte of the address.
- 4. Write the data at the selected location by writing it in the ISPU\_MEM\_DATA register. If multiple writes are performed without setting a new address, each new byte is written to the next location (the address is automatically incremented).

Note that the autoincrement of the address does not work when crossing the following memory locations in the code and read-only RAM (32 KB):

- $1$ FFFh  $\rightarrow$  2000h
- $3$ FFFh  $\rightarrow$  4000h
- $5$ FFFh  $\rightarrow$  6000h

When crossing the above locations, the address must be explicitly set in the ISPU\_MEM\_ADDR registers. In order to read from the RAM, these steps must be followed:

- 1. The MEM\_SEL bit in the ISPU\_MEM\_SEL register must be configured to select one of the two RAMs.
	- a. Writing 0 to MEM SEL selects the variable data RAM (8 KB).
	- b. Writing 1 to MEM SEL selects the code and read-only data RAM (32 KB).
- 2. Write 1 to READ\_MEM\_EN in the ISPU\_MEM\_SEL register to enable reading.
- 3. Write the address that the data must be read from in the ISPU\_MEM\_ADDR registers.
	- a. The ISPU\_MEM\_ADDR1 register must contain the most significant byte of the address.
	- b. The ISPU\_MEM\_ADDR0 register must contain the least significant byte of the address.
- 4. Read the data at the selected location by reading the ISPU\_MEM\_DATA register. If multiple reads are performed without setting a new address, each new byte is read from the next location (the address is automatically incremented).

Note that every time a new address is set in the ISPU\_MEM\_ADDR registers, the first read byte must be discarded.

Note also that all the registers mentioned above are part of the ISPU interaction registers, so, in order to perform the above procedures, access to that set of registers must be enabled as explained in [Section 9.3 ISPU](#page-44-0) [interaction registers.](#page-44-0)

The above procedures should be mainly used to load the ISPU program and optionally read it back to check if it was correctly loaded. It is possible to access the RAM at runtime (after the ISPU boot), but it is not recommended since it must be guaranteed that the ISPU is in sleep mode (clock stopped) while accessing the memory.

## <span id="page-55-0"></span>**9.11 Program loading**

Once a program has been compiled using the ISPU toolchain, it must be loaded to the RAM of the device before performing the boot procedure described in [Section 9.12 Boot procedure](#page-56-0).

Before loading the program to the device, it is recommended to always perform a software reset of the ISPU by setting the SW\_RESET\_ISPU bit of the FUNC\_CFG\_ACCESS register to 1 and then immediately setting it back to 0. This step is necessary if the ISPU was previously booted. It resets the ISPU core and registers (ISPU interaction registers and ISPU functions registers).

The primary output of the toolchain is a binary ELF (executable and linkable format) file containing the binary of the program. However, it is possible to convert the ELF file to the Motorola S-record (SREC) format, which is text-based and much easier to parse. This conversion can be done using the following command:

reisc-objcopy -O srec ispu.elf ispu.srec

The SREC file contains different types of lines, but the lines of interest are those starting with "S2". These lines provide the actual data to write to the device and have the following format:



- **S** is the first character for every line in an SREC file.
- The **type** field indicates the record type, in this case (type = 2) a data record with a 24-bit address.
- The **count** field is the number of bytes in the record (including **address**, **data**, and **checksum**), expressed as one byte in hexadecimal format.
- The **address** field is expressed as a 24-bit value in hexadecimal format and represents the address the **data** must be written to. Addresses for the ISPU utilize only 17 of the 24 bits, the remaining bits are set to zero. The most significant bit (of the 17 bits) represents the RAM selection and can be mapped to the MEM\_SEL bit in the ISPU\_MEM\_SEL register. The remaining 16 bits represent the address that can be set in the ISPU\_MEM\_ADDR1 (most significant byte) and ISPU\_MEM\_ADDR0 (least significant byte) registers.
- The **data** field is also expressed in hexadecimal format and can vary in size depending on the **count** field. These bytes must be loaded sequentially to the device RAM starting from the **address**.
- The **checksum** field contains a one byte checksum of the **count**, **address**, and **data** fields, expressed in hexadecimal format.

In order to load the program it is then possible to parse the SREC file and, for each "S2" line, select the RAM to write to, set the address specified, and write the data bytes included in the line, all while following the write procedure described in [Section 9.10 Memory access](#page-54-0).

Note that the address automatic increment can be leveraged to reduce the number of writes to the device, but the address must be explicitly set when writing non-consecutive bytes or when crossing the locations that inhibit the automatic increment listed in [Section 9.10 Memory access.](#page-54-0)

*Note: The toolchain provided by STMicroelectronics allows converting the SREC format into ready-to-use formats that are supported by STMicroelectronics tools and that can be directly integrated in custom projects. These formats contain the sequence of write operations to load the program from the device interface.*

## <span id="page-56-0"></span>**9.12 Boot procedure**

After the program has been loaded to the device RAM, the following procedure must be followed in order to boot the ISPU core:

- 1. Configure the ISPU clock to 5 MHz by setting the ISPU CLK SEL bit in the CTRL10 C register to 0.
- 2. Set the ISPU IRQ rate to 0 Hz by writing ISPU\_RATE\_[3:0] in the CTRL9\_C register to 0h.
- 3. Power on the accelerometer sensor (if not already on) by writing ODR\_XL[3:0] in the CTRL1\_XL register to a value other than 0h.
- 4. Enable the ISPU clock by writing the CLK\_DIS bit of the ISPU\_CONFIG register to 0.
- 5. Disable the ISPU reset by writing the ISPU\_RST\_N bit of the ISPU\_CONFIG register to 1.
- 6. Wait for the end of the boot before any further sensor configuration.

Note that steps 4 and 5 can be performed with one single write to the ISPU\_CONFIG register. ISPU\_CONFIG is part of the ISPU interaction registers.

The boot time depends on the loaded program, so, in order to know if the boot has ended, the external microcontroller can poll the BOOT\_END bit in the ISPU\_STATUS (04h / 6804h) register and wait for its value to become 1 (boot finished). The ISPU\_STATUS register is part of the ISPU interaction registers. The boot is to be considered finished when the boot code has been executed and the program is ready to process data samples. Since the boot code is written by the user and can change, it is up to the user to set the BOOT\_END bit to 1 from the ISPU code once the boot code has been successfully executed.

As an alternative to polling the BOOT\_END bit, the external microcontroller can implement a delay to wait for a predefined time. However, in order to define the value of this delay, the boot time should be estimated in advance during the development phase. For example, using the templates and examples provided by STMicroelectronics, a wait of 5 ms is sufficient. The BOOT\_END bit must be in any case set to 1 from the ISPU, otherwise the ISPU does not go to sleep when trying to stop the clock as explained in [Section 9.1 Processing cycle and rate](#page-43-0) [configuration.](#page-43-0)

*Note: If a reboot of the ISPU is needed, the software reset described in [Section 9.11 Program loading](#page-55-0) must be performed before the boot procedure, even if no new program needs to be loaded. The boot procedure can be automatically generated by the toolchain provided by STMicroelectronics.*

## **9.13 Clock configuration and performance**

The clock of the ISPU core can be configured to two different settings:

- 5 MHz (default) by setting the ISPU\_CLK\_SEL bit in the CTRL10\_C register to 0.
- 10 MHz by setting the ISPU\_CLK\_SEL bit in the CTRL10\_C register to 1.

If the gyroscope is powered on (the accelerometer may be powered on or off), the ISPU at 10 MHz consumes, when running, roughly double the power than it would at 5 MHz (see [Section 9.14 Power consumption](#page-57-0)). However, the processing logic is executed in about half the time due to the doubled frequency and, as a consequence, the ISPU is kept running for half the time. Since the ISPU consumes double the power but for half the time, the average power consumption remains roughly the same. If only the accelerometer is powered on, setting the clock to 10 MHz causes an additional fixed contribution to the power consumption, which means that the ISPU at 10 MHz consumes more than double the power than the ISPU at 5 MHz.

Based on the considerations above, the 10 MHz clock, especially if the gyroscope is powered off, should be used only if at 5 MHz the processing logic is not able to complete before the next sample arrives, as explained in [Section 9.1 Processing cycle and rate configuration](#page-43-0).

However, the clock configuration is not the only way to improve the performance of the processing logic. It may be possible to optimize the code, also considering the specific characteristics of the ISPU architecture. This approach should be preferred over increasing the clock frequency if using only accelerometer in order to avoid higher power consumption and should anyway be considered in order to reduce the execution time of the processing logic and thus the overall power consumption of the device. A few suggestions for code optimization in the ISPU are to:

- avoid floating-point divisions whenever possible (for example, divisions using constants may be done by multiplications using the inverse value)
- avoid, if possible, the usage of complex mathematical functions like square root (for example, if computing the norm of a vector, using the squared norm instead may be acceptable depending on the algorithm) or, if necessary, use approximations that are faster to compute than the standard library functions
- avoid too many memory accesses (for example, use ring buffers instead of linear buffers that would require shifting all elements each time a new element is inserted)

## <span id="page-57-0"></span>**9.14 Power consumption**

As explained in [Section 9.13 Clock configuration and performance,](#page-56-0) the ISPU clock can be set to either 5 MHz or 10 MHz. Independently from the clock setting, at any time, the ISPU can be in one of the following two states:

- Sleep (clock stopped): this is the ISPU state if the clock is disabled (CLK\_DIS bit set to 1 in the ISPU\_CONFIG register) or if the clock was stopped to put the ISPU in the sleep state until the next data sample is available (see [Section 9.1 Processing cycle and rate configuration](#page-43-0)).
- Run (clock running): this is the ISPU state if the clock is enabled (CLK\_DIS bit set to 0 in the ISPU\_CONFIG register) and the ISPU is currently awake to process a data sample.

Table 37 shows, for each clock setting, the typical current consumption in the two states of the ISPU. Note that these current consumption numbers must be added to the ones listed in [Table 9](#page-14-0) in [Section 3 Operating modes](#page-13-0) (related to the sensor only) in order to obtain the overall current consumption of the device.



#### **Table 37. ISPU current consumption (@ Vdd = 1.8 V, T = 25 °C)**

*1. The current consumption of the ISPU in the sleep state (in the order of a few microamperes) is always present since the device boot. For this reason, it cannot be distinguished from the sensor current consumption and it is included in the values listed in [Table 9.](#page-14-0)*

*2. Typical current consumption when configuring the ISPU with the worst-case load. The value is specified by design, not tested in production and not guaranteed. In typical applications, the ISPU very seldom reaches the worst-load condition, thus the power consumption is usually far lower than this figure of merit.*

Note that the 10 MHz clock requires powering on an internal block that is also used when the gyroscope is powered on. For this reason, if the gyroscope is in power-down mode, configuring the ISPU clock to 10 MHz adds about 32 μA (in the typical case) to the values listed in Table 37 (for both sleep and run states).

Also note that if the boot procedure of the ISPU has not been performed, the ISPU adds no current consumption (even if the clock is configured to 10 MHz) and the values listed in [Table 9](#page-14-0) represent the overall current consumption of the device.

Normally, in an application, the ISPU is not always running, but it is running while processing the current data sample and then sleeping until the next data sample is available. The actual current consumption of the ISPU is then determined by the ratio between the time the ISPU is in the run state and the time it is in the sleep state.

Note that the values listed in Table 37 are the typical values measured with the worst-case load. Based on the actual code running on the ISPU (for example the types of operations, reads and writes to the RAM, reads and writes to the registers), the current consumption could be (and usually is) significantly lower.

As an example, a 6-axis sensor fusion algorithm using accelerometer and gyroscope data, running at 104 Hz with the ISPU clock configured at 5 MHz, is executed in 3.2 ms and consumes 226 μA. That is the average current consumption considering both when the ISPU is in the run state and when it is in the sleep state. In this case, while the ISPU is in the run state, it consumes 677 μA.

An anomaly detection algorithm based on the features computation of the accelerometer data, running at 416 Hz with the ISPU clock configured at 5 MHz, detecting anomalies with respect to one class, is executed in 251 μs and consumes 76 μA. That is the average current consumption considering both when the ISPU is in the run state and when it is in the sleep state. In this case, while the ISPU is in the run state, it consumes 729 μA.

# **Appendix A**

#### **Table 38. ISPU instruction set**

<span id="page-58-0"></span>

## <span id="page-59-0"></span>**Revision history**

### **Table 39. Document revision history**



## **Contents**



# $\sqrt{2}$



## <span id="page-62-0"></span>**List of tables**



# <span id="page-63-0"></span>**List of figures**



#### **IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks.](http://www.st.com/trademarks) All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved