



## Trusted platform module (TPM) on automotive qualified hardware



UFQFPN32 WF (5 × 5 × 0.55 mm)



TSSOP20 (6.4 × 4.4 mm or 169 mils width)

### Product status link

[STSAFE-V100-TPM](#)

## Features

### TPM features

- Flash memory-based trusted platform module (*TPM*)
- Compliant with Trusted Computing Group (*TCG*) trusted platform module (*TPM*) library specifications 2.0, revision 1.59 errata version 1.4, and *TCG* PC client platform *TPM* profile (*PTP*) for *TPM* 2.0 version 1.06
- Fault-tolerant firmware loader that keeps the *TPM* fully functional when the loading process is interrupted (self-recovery)
- SP800-193 compliant for protection, detection and recovery requirements
- Targeted certifications:
  - Common Criteria EAL4+ in compliance with the *TPM* 2.0 protection profile (augmented with *AVA\_VAN.5*, resistant to high-potential attacks)
  - *FIPS* 140-3
  - *TCG* certification

### Hardware features

- AEC-Q100 grade 2 qualified
- Highly reliable flash memory with error correction code
- Extended temperature range: -40 °C to 105 °C
- Electrostatic discharge (ESD) protection up to 4 kV (HBM)
- 1.8 V or 3.3 V supply voltage range
- *SPI* support at up to 48 MHz
- *I<sup>2</sup>C* support at up to 1 MHz

### Security features

- Active shield
- Monitoring of environmental parameters
- Hardware and software protection against fault injection and side channel attacks
- *FIPS* SP800-90A and AIS20-compliant deterministic random-bit generator (*DRBG*)
- *FIPS* SP800-90B and AIS31-compliant true random-number generator (*TRNG*)
- Cryptographic algorithms:
  - *RSA* key generation (1024, 2048, 3072 and 4096 bits)
  - *RSA* signature (*RSASSA-PSS*, *RSASSA-PKCS1v1\_5*)
  - *RSA* encryption (*RSAES-OAEP*, *RSAESPKCS1-v1\_5*)
  - *SHA-1*, *SHA-2* (256 and 384 bits), *SHA-3* (256 and 384 bits)
  - *HMAC* *SHA-1*, *SHA-2* and *SHA-3*
  - *AES-128*, *192* and *256* bits
  - *ECC NIST P-256*, *ECC NIST P-384* curves): key generation, *ECDH* and *ECDSA*, *ECSchnorr*
  - *ECDA* (*BN-256* curve)
- Device provided with three endorsement keys (*EK*) and *EK* certificates (*RSA2048*, *ECC NIST P-256* and *ECC NIST P-384*)

- Device provisioned with three 2048-bit *RSA* key pairs to reduce the *TPM* provisioning time

**Product targeted compliance**

- Compliant with Microsoft® Windows® 10 and 11
- Compliant with Linux® drivers
- Compliant with Intel® vPro® technology
- Compliant with *TCG* test suite for *TPM* 2.0
- Compliant with the open-source *TCG TPM* 2.0 *TSS* implementation

## 1 Description

The STSAFE-TPM (trusted platform module) family of products offers a broad portfolio of standardized solutions for embedded, PC, mobile, and computing applications. STSAFE is an ST trademark.

It includes turnkey products compliant with the Trusted Computing Group (TCG) standards that provide services to protect the confidentiality, integrity and authenticity of information and devices.

The STSAFE-TPM devices are easy to integrate thanks to the variety of supported interfaces and the availability of TPM ecosystem software solutions.

The STSAFE-TPM devices target all Common Criteria (EAL4+), and FIPS 140-3 certification.

The STSAFE-V100-TPM, by default, offers two exclusive configurations:

- a slave serial peripheral interface (SPI)
- a target I<sup>2</sup>C interface.

Both of these configurations are compliant with the TCG PC Client TPM Profile specifications.

It offers resilience services during the TPM firmware upgrade process, and self-recovery of TPM firmware and critical data upon failure detection.

The STSAFE-V100-TPM operates in the –40 °C to 105 °C extended temperature range.

The STSAFE-V100-TPM devices are offered in Ecopack2 packages.

The STSAFE-V100-TPM devices are qualified AEC-Q100 grade 2 and are offered in TCG standardized UFQFPN32 wettable flanks and TSSOP-20 packages.

The STSAFE-V100-TPM is also referenced as ST33KTPM2A in official security certification documents.




## 2 Pin and signal description

### 2.1 TCG standard package

#### 2.1.1 UFQFPN32 pin and signal description

The figure below gives the pinout of the UFQFPN32 package in which the devices are delivered. Table 1 describes the associated signals.

**Figure 1. UFQFPN32 pinout**



DT70357V2

**Table 1. UFQFPN32 pin descriptions**

Signal	Type	Description
VPS	Input	<b>Power supply.</b> This pin must be connected to 1.8 V or 3.3 V DC power rail supplied by the motherboard.
GND	Input	<b>Ground,</b> has to be connected to the main motherboard ground.
$\overline{\text{RST}}$	Input	<b>Reset,</b> active low, used to re-initialize the device. Must not be unconnected. External pull-up resistor required if it cannot be driven.
SPI_MISO/GPIO_0	Output <sup>(1)</sup>	<b>SPI master input, slave output</b> (output from slave) / General-purpose input/output if I <sup>2</sup> C is activated
SPI_MOSI/GPIO_3	Input <sup>(1)</sup>	<b>SPI master output, slave input</b> (output from master) / General-purpose input/output if I <sup>2</sup> C is activated
SPI_CLK/GPIO_1	Input <sup>(1)</sup>	<b>SPI serial clock</b> (output from master) / General-purpose input/output if I <sup>2</sup> C is activated
$\overline{\text{SPI\_CS}}$ /GPIO_2	Input <sup>(1)</sup>	<b>SPI chip (or slave) select,</b> internal pull-up (active low; output from master) / General-purpose input/output if I <sup>2</sup> C is activated
$\overline{\text{PIRQ}}$	Output	<b>IRQ,</b> active low, open drain, used by the <i>TPM</i> to generate an interrupt
GPIO_PP	Input	<b>Physical presence (PP),</b> active high, internal pull-down. Used to indicate physical presence to the <i>TPM</i> .
GPI_I2C_Select	Input	This pin must be connected to an external pull-down resistor to activate the I <sup>2</sup> C protocol during product boot time. It can remain unconnected for the SPI protocol.  This pin is internal pull-up by default and becomes internal floating after I <sup>2</sup> C activation.
NiC	-	<b>Not internally connected:</b> not connected to the die. May be left unconnected but no impact on <i>TPM</i> if connected.
I2C_SDA/GPIO_6	Input/output <sup>(1)</sup>	<b>Bidirectional I<sup>2</sup>C serial data</b> (open drain without a weak pull-up resistor) / General-purpose input/output if SPI is activated
I2C_SCL/GPIO_5	Input <sup>(1)</sup>	<b>Input I<sup>2</sup>C serial clock</b> (open drain without a weak pull-up resistor) / General-purpose input/output if SPI is activated

1. In GPIO configuration, this signal is Input/output.


**Note:** The UFQFPN32 package has a central pad (PIN33) on the bottom, which is not connected to the die. This pin does not impact the TPM, be it connected or not.

## 2.2 Optimized packages

### 2.2.1 TSSOP20 pin and signal description

The figure below shows the TSSOP20 pinout while [Table 2](#) provides the pin description of this package.

**Figure 2. TSSOP20 pinout (top view through package)**



DTT2960V1

**Table 2. TSSOP20 pin description**

Pin number	Pin name	Description
1	I2C_SCL/GPIO_5 <sup>(1)</sup>	<b>Input I<sup>2</sup>C serial clock</b> (open drain without a weak pull-up resistor) / General-purpose input/output if <i>SPI</i> is activated
2	VPS	<b>Power supply.</b> This pin must be connected to 1.8 V or 3.3 V DC power rail supplied by the motherboard.
3	GND	<b>Ground</b> , has to be connected to the main motherboard ground.
4	NiC	<b>Not internally connected:</b> not connected to the die. May be left unconnected but no impact on <i>TPM</i> if connected.
5	GPI_I2C_Select	This pin must be connected to an external pull-down resistor to activate the <i>I<sup>2</sup>C</i> protocol during product boot time. It can remain unconnected for the <i>SPI</i> protocol. This pin is internal pull-up by default and becomes internal floating after <i>I<sup>2</sup>C</i> activation.
6	GPIO_PP	<b>Physical presence (PP)</b> , active high, internal pull-down. Used to indicate physical presence to the <i>TPM</i> .
7	NiC	<b>Not internally connected:</b> not connected to the die. May be left unconnected but no impact on <i>TPM</i> if connected.
8	NiC	<b>Not internally connected:</b> not connected to the die. May be left unconnected but no impact on <i>TPM</i> if connected.
9	NiC	<b>Not internally connected:</b> not connected to the die. May be left unconnected but no impact on <i>TPM</i> if connected.
10	NiC	<b>Not internally connected:</b> not connected to the die. May be left unconnected but no impact on <i>TPM</i> if connected.
11	GND	<b>Ground</b> , has to be connected to the main motherboard ground.
12	NiC	<b>Not internally connected:</b> not connected to the die. May be left unconnected but no impact on <i>TPM</i> if connected.
13	RST	<b>Reset</b> , active low, used to re-initialize the device. Must not be unconnected. External pull-up resistor required if it cannot be driven.
14	PIRQ	<b>IRQ</b> , active low, open drain, used by the <i>TPM</i> to generate an interrupt
15	SPI_CLK/GPIO_1 <sup>(1)</sup>	<b>SPI serial clock</b> (output from master) / General-purpose input/output if <i>I<sup>2</sup>C</i> is activated
16	SPI_CS/GPIO_2 <sup>(1)</sup>	<b>SPI chip (or slave) select</b> , internal pull-up (active low; output from master) / General-purpose input/output if <i>I<sup>2</sup>C</i> is activated
17	SPI_MOSI/ GPIO_3 <sup>(1)</sup>	<b>SPI master output, slave input</b> (output from master) / General-purpose input/output if <i>I<sup>2</sup>C</i> is activated
18	VPS	<b>Power supply.</b> This pin must be connected to 1.8 V or 3.3 V DC power rail supplied by the motherboard.
19	SPI_MISO/ GPIO_0 <sup>(1)</sup>	<b>SPI master input, slave output</b> (output from slave) / General-purpose input/output if <i>I<sup>2</sup>C</i> is activated
20	I2C_SDA/GPIO_6 <sup>(1)</sup>	<b>Bidirectional I<sup>2</sup>C serial data</b> (open drain without a weak pull-up resistor) / General-purpose input/output if <i>SPI</i> is activated

1. In GPIO configuration, this signal is Input/output.


### 3 Electrical integration guidance

This section gives some guidance on how to integrate the **STSAFE-V100-TPM** device in an application.

#### 3.1 Recommended power supply filtering

The power supply of the device should be filtered using the circuit shown in the figure below.

**Figure 3. Recommended filtering capacitors on V<sub>CC</sub>**



DT64224V1

**Table 3. V<sub>CC</sub> rising slope**

Data based on design simulation and/or characterization results, not tested in production.

Symbol	Parameter	Min.	Typ.	Max.	Unit
S <sub>VCC</sub>	V <sub>CC</sub> rising slope	2	-	2 · 10 <sup>3</sup>	V/ms

*Note:* Measurement must be done between 1.36 V and 1.62 V. If V<sub>CC</sub> rising slope requirement is unreachable for the concerned platform or if there is any other noisy environment at boot, a "power-on reset and warm reset sequence" must be run.

#### 3.2 SPI\_CS optional filtering


Recommendation for SPI\_CS integration: It is mandatory that SPI\_CLK is at the low logic level when the falling edge occurs on the SPI\_CS signal. An external capacitance of 56 pF is recommended on SPI\_CS for that purpose. This capacitor might not be required depending on the intrinsic line capacitance, the SPI bus frequency, or both.



### 3.3 Device integration for SPI communication

The figure below shows the typical hardware implementation of the STSAFE-V100-TPM device for SPI communication.

**Figure 4. Typical hardware implementation for SPI communication (UFQFPN32 package)**



DT68966V1

**Note:** The use of a low-value resistor (typically 33  $\Omega$ ) on SPI\_MISO, SPI\_MOSI and SPI\_CLK can be recommended for line adaptation when the signals are affected by parasite spikes. Its use is mandatory to avoid disturbance of the ramp-up and ramp-down signals.


**Note:** The capacitor on  $\overline{\text{SPI\_CS}}$  is optional (see Section 3.2:  $\overline{\text{SPI\_CS}}$  optional filtering).

**Note:** The pull-up resistor on the PIRQ line is mandatory to optimize the power consumption in standby mode.

### 3.4 Device integration for I<sup>2</sup>C communication

The figure below shows the typical hardware implementation of the STSAFE-V100-TPM device for I<sup>2</sup>C communication.

**Figure 5. Typical hardware implementation for I<sup>2</sup>C communication (UFQFPN32 package)**



DT68967V2

**Note:** The pull-up resistor on the PIRQ line is mandatory to optimize the power consumption in standby mode.


## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 UFQFPN32 package information

This UFQFPN is a 32 lead wettable flank, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package.

Figure 6. UFQFPN32 - Outline




1. Drawing is not to scale.
2. Coplanarity applies to the exposed pad as well as the terminal.

**Table 4. UFQFPN32 - Mechanical data**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	0.50	0.55	0.65	0.0197	0.0217	0.0256
A1	-	0.05	-	-	0.0020	-
A3	0.152 ref.			0.0060 ref.		
L	0.30	0.40	0.50	0.0118	0.0157	0.0196
b	0.18	0.25	0.30	0.0071	0.0098	0.0118
D	5.00 BSC			0.1968 BSC		
E	5.00 BSC			0.1968 BSC		
e	0.50 BSC			0.0197 BSC		
D2	3.50	3.65	3.80	0.1377	0.1437	0.1496
E2	3.50	3.65	3.80	0.1377	0.1437	0.1496
S1	0.30 ref.			0.0118 ref.		
N <sup>(2)</sup>	32					
bbb	-	0.10	-	-	0.0039	-
ccc	-	0.10	-	-	0.0039	-
eee	-	0.08	-	-	0.0031	-

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. Total number of terminals.

**Figure 7. UFQFPN32 - PCB footprint example**



B0EY\_UFQFPN32\_FP\_V2

1. Dimensions are expressed in millimetres.
2. Pin 1 is identified in the PCB footprint example. The location of this pin must be identified using the customer manufacturing process.

## 4.2 TSSOP20 package information

This TSSOP20 is a 20-lead, 6.5 × 4.4 mm, 0.65 mm pitch, thin shrink small outline package (TSSOP). The physical dimensions and specification are given in Figure 8 and Table 5.

Figure 8. TSSOP20 – Outline



1. Drawing is not to scale.

Table 5. TSSOP20 – Mechanical data


Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	-	-	1.20	-	-	0.0472
A1	0.05	-	0.15	0.0020	-	0.0059
A2	0.80	1.00	1.05	0.0315	0.0394	0.0413
b	0.19	-	0.30	0.0075	-	0.0118
c	0.09	-	0.20	0.0035	-	0.0079
D <sup>(2)</sup>	6.40	6.50	6.60	0.2520	0.2559	0.2598
E	6.20	6.40	6.60	0.2441	0.2520	0.2598
E1 <sup>(3)</sup>	4.30	4.40	4.50	0.1693	0.1732	0.1772
e	-	0.65	-	-	0.0256	-
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1	-	1.00	-	-	0.0394	-
k	0°	-	8°	0°	-	8°
aaa	-	-	0.10	-	-	0.0039

1. Values in inches are converted from mm and rounded to four decimal digits.

2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.

Figure 9. TSSOP20 – Footprint example



1. Dimensions are expressed in millimeters.

## 5 Delivery packing

### 5.1 UFQFPN32 - tape and reel delivery packing

Surface-mount packages can be supplied with tape and reel packing. The reels have a 13" typical diameter. Reels are in plastic, either anti-static or conductive, with a black conductive cavity tape. The cover tape is transparent anti-static or conductive.


The devices are positioned in the cavities with the identifying pin (normally Pin "1") on the same side as the sprocket holes in the tape.

The STMicroelectronics tape and reel specifications are compliant with the EIA 481-A standard specification.

**Table 6. UFQFPN32 - Packages on tape and reel**

Package	Description	Tape width	Tape pitch	Reel diameter	Quantity per reel
UFQFPN32	Ultrathin fine pitch quad flat pack no-lead package	12 mm	8 mm	13 in.	3000


**Figure 10. UFQFPN32 - Reel diagram**



**Table 7. UFQFPN32 - Reel dimensions**

Reel size	Tape width	A Max.	B Min.	C	D Min.	G Max.	N Min.	T Max.	Unit
13"	16	330	1.5	13 ±0.2	20.2	16.4 +2/-0	100	22.4	mm
	12					12.6		18.4	

Figure 11. UFQFPN32 - Embossed carrier tape



1. Drawing is not to scale.

Figure 12. UFQFPN32 - Chip orientation in the embossed carrier tape




Table 8. UFQFPN32 - Carrier tape dimensions

Package	A0	B0	K0	D1 Min.	P	P2	D	P0	E	F	W	T Max.	Unit
UFQFPN 5x5	5.3 ±0.1	5.3 ±0.1	0.75 ±0.1	1.5	8 ±0.1	2 ±0.05	1.55 ±0.05	4 ±0.1	1.75 ±0.1	5.5 ±0.1	12 ±0.3	0.3 ±0.05	mm



## 5.2 TSSOP20 tape and reel packing

Surface-mount packages can be supplied with Tape and Reel packing. The reels have a 13" typical diameter. They contain 2500 devices each. The detailed dimensions are illustrated in Figure 13 and the stated in Table 9.

Reels are in plastic, either antistatic or conductive, with a black conductive cavity tape. The cover tape is transparent antistatic or conductive.


The devices are positioned in the cavities with the identifying pin (normally Pin "1") on the same side as the sprocket holes in the tape.

The STMicroelectronics tape and reel specifications are compliant with the EIA 481-A standard specification.

**Table 9. TSSOP20 packages on tape and reel**

Package	Description	Tape width	Tape pitch	Reel diameter	Quantity per reel
TSSOP20 4.4 mm body	Thin shrink small outline package	16 mm	12 mm	13 in.	2500

**Figure 13. TSSOP20 reel diagram**



**Table 10. TSSOP20 - Reel dimensions**

Reel size	Tape size	A Max.	B Min.	C	D Min.	G Max.	N Min.	T Max.	Unit
13"	16 mm	330	0.9	13 ±0.25	21.5	17 ±0.3	100	19.4 ±1	mm

Figure 14. TSSOP20 - Leader and trailer





Figure 15. TSSOP20 - Embossed carrier tape



1. Cumulative tolerance of the 10 sprocket hole pitches =  $\pm 0.2$ .
2. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.
3. A0 and B0 are calculated on a plane at a distance "R" above the bottom of the pocket.
4. Drawing is not to scale.
5. Unless otherwise specified, dimensions are in millimeters and decimal values of the form x.x are with  $\pm 0.2$  tolerance whereas values of the form x.xx are with  $\pm 0.10$  tolerance.

Table 11. TSSOP20 - Carrier tape dimensions


Package	A0	B0	B1	K0	K1	Unit
TSSOP20 4.4 mm body	6.90 $\pm 0.10$	7.00 $\pm 0.10$	9.60 $\pm 0.10$	1.80 $\pm 0.10$	1.30 $\pm 0.10$	mm

## 6 Package marking information

### 6.1 UFQFPN32 package marking information

Parts marked as E or ES (for engineering sample) are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

Figure 16. UFQFPN32 - Standard marking example



Legend:

- |  |                                      |
|--|--------------------------------------|
| A: Marking area – Up to 8 digits                   | G: Assembly week (WW)                |
| B: Marking area – 3 digits                         | H: Second level interconnect         |
| C: BE sequence (LLL)                               | I: Standard STMicroelectronics logo  |
| D: Country of origin (3 characters allowed (max.)) | J: Diffusion traceability plant (WX) |
| E: Assembly plant (PP)                             | K: Dot <sup>(1)</sup>                |
| F: Assembly year (Y)                               |                                      |


1. The dot on the back side indicates the pin 1 location.

## 6.2 TSSOP20 marking example

The package marking layout information is illustrated in Figure 17.

Parts marked as E or ES (for engineering sample) are not yet qualified and therefore not approved for use in production. STMicroelectronics is not responsible for any consequences resulting from such use. In no event will STMicroelectronics be liable for the customer using any of these engineering samples in production. STMicroelectronics Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

**Figure 17. TSSOP20 package standard marking example**



- Marking composition field
- Unmarkable surface

Caption:

- A: Marking area
- B: Assembly week (ww)
- C: Marking area
- D: Backend sequence (LLL)
- E: Country of origin (3 characters)
- F: ECOPACK level
- G: Assembly year (Y)
- H: Standard ST logo

---

## 7 Support and information

---

Additional information regarding ST TPM devices can be obtained from the [www.st.com](http://www.st.com) website.

For any specific support information you can contact STMicroelectronics through the following e-mail:  
*[tpmsupport@stmicroelectronics.onmicrosoft.com](mailto:tpmsupport@stmicroelectronics.onmicrosoft.com).*

STMicroelectronics has put in place a Product Security Incident Response Team (ST PSIRT). We encourage you to report any potential security vulnerability that you might suspect in our products through the ST PSIRT web page: <https://www.st.com/psirt>.

## Appendix A Referenced documents

The following materials are to be used in conjunction with or are referenced by this document.

[TPM 2.0 P1 r159]	TPM Library, Part 1, Architecture, Family 2.0, rev 1.59, TCG
[TPM 2.0 P2 r159]	TPM Library, Part 2, Structures, Family 2.0, rev 1.59, TCG
[TPM 2.0 P3 r159]	TPM Library, Part 3, Commands, Family 2.0, rev 1.59, TCG
[TPM 2.0 P4 r159]	TPM Library, Part 4, Supporting routines, Family 2.0, rev 1.59, TCG
[TPM 2.0 rev159 Err 1.4]	Errata Version 1.4 for Trusted Platform Module Library Family 2.0 Revision 1.59, TCG
[PTP 2.0 r1.06]	TCG PC Client Platform TPM Profile (PTP) for TPM 2.0 Version 1.06, TCG
[PKCS#1]	PKCS#1: v2.1 RSA Cryptography Standard, RSA Laboratories
[AN2639]	Application note, Soldering recommendations and package information for Lead-free ECOPACK microcontrollers, STMicroelectronics
[TCG EK Cre Profile TPM 2.3]	TCG EK credential profile for TPM Family 2.0 Level 0. Specification Version 2.3 Revision 2, 23 July 2020, TCG.
[TPM 2.0 PP]	TCG Protection Profile for PC Client Specific TPM 2.0 Library Revision 1.59; Version 1.3
[SP800-90B]	Recommendation for the entropy sources used for random bit generation, January 2018, NIST
[SP800-90Ar1]	Recommendation for random number generation using deterministic random bit generators, June 2015, NIST

## Revision history

**Table 12. Document revision history**

Date	Revision	Changes
07-Jul-2023	1	Initial release.
20-Dec-2024	2	<p>Added:</p> <ul style="list-style-type: none"> <li>• <a href="#">Table 3. V<sub>CC</sub> rising slope</a></li> </ul> <p>Updated:</p> <ul style="list-style-type: none"> <li>• Document title</li> <li>• Updated the device name from ST33KTPM2A to STSAFE-V100_TPM throughout the document</li> <li>• <a href="#">Section Features</a></li> <li>• <a href="#">Section Device summary</a></li> <li>• <a href="#">Section 1: Description</a></li> <li>• <a href="#">Figure 1. UFQFPN32 pinout</a></li> <li>• <a href="#">Table 1. UFQFPN32 pin descriptions</a></li> <li>• <a href="#">Section 3.1: Recommended power supply filtering</a></li> <li>• <a href="#">Figure 6. UFQFPN32 - Outline</a></li> <li>• <a href="#">Table 6. UFQFPN32 - Packages on tape and reel</a></li> <li>• <a href="#">Section 5.2: TSSOP20 tape and reel packing</a></li> <li>• <a href="#">Section 6.1: UFQFPN32 package marking information</a></li> <li>• <a href="#">Section 6.2: TSSOP20 marking example</a></li> <li>• <a href="#">Appendix A: Referenced documents</a></li> </ul> <p>Removed the</p> <ul style="list-style-type: none"> <li>• <a href="#">Ordering information section</a></li> </ul>

## Glossary

<b>3D</b> Three-dimensional	<b>NV</b> Nonvolatile
<b>AES</b> Advanced encryption standard	<b>PKCS</b> Public key cryptographic standards
<b>CA</b> Certification Authority	<b>PP</b> Physical presence
<b>CC</b> Common Criteria	<b>PSS</b> Probabilistic signature scheme
<b>CRC</b> Cyclic redundancy check	<b>PTP</b> Platform <i>TPM</i> Profile
<b>CRT</b> Chinese remainder theorem	<b>RNG</b> Random number generator
<b>DES</b> Data encryption standard	<b>RSA</b> Public-key cryptosystem (created by Ron Rivest, Adi Shamir and Leonard Adleman)
<b>DRBG</b> Deterministic random bit generator	<b>RSAES</b> Rivest Shamir Adelman encryption/decryption scheme
<b>DXE</b> Driver execution environment	<b>RSASSA</b> Rivest Shamir Adelman signature scheme with appendix
<b>EC</b> Elliptic curve	<b>SHA</b> Secure Hash algorithm
<b>ECC</b> Elliptic curve cryptography	<b>SPI</b> Serial peripheral interface
<b>ECDA</b> Elliptic curve direct anonymous attestation	<b>TCG</b> Trusted Computing Group®
<b>ECDAA</b> Elliptic curve direct anonymous attestation (algorithm)	<b>TDES</b> Triple DES cryptographic algorithm
<b>ECDH</b> Elliptic curve Diffie–Hellman	<b>TPM</b> Trusted platform module
<b>ECDSA</b> Elliptic curve digital signature algorithm	<b>TRNG</b> True random number generator
<b>EK</b> Endorsement key	<b>TSS</b> TPM software stack
<b>ESD</b> Electrostatic discharge	
<b>FIPS</b> Federal Information Processing Standards	
<b>GPIO</b> General purpose input/output	
<b>HBM</b> Human body model	
<b>HMAC</b> Hash-based message authentication code or keyed-hash message authentication code	
<b>I<sup>2</sup>C</b> Inter-integrated circuit	
<b>MCU</b> Microcontroller unit	
<b>NIST</b> National Institute of Standards and Technology	



## Contents

<b>1</b>	<b>Description</b>	<b>3</b>
<b>2</b>	<b>Pin and signal description</b>	<b>4</b>
<b>2.1</b>	TCG standard package	4
<b>2.1.1</b>	UFQFPN32 pin and signal description	4
<b>2.2</b>	Optimized packages	6
<b>2.2.1</b>	TSSOP20 pin and signal description	6
<b>3</b>	<b>Electrical integration guidance</b>	<b>8</b>
<b>3.1</b>	Recommended power supply filtering	8
<b>3.2</b>	$\overline{\text{SPI\_CS}}$ optional filtering	8
<b>3.3</b>	Device integration for SPI communication	9
<b>3.4</b>	Device integration for I <sup>2</sup> C communication	10
<b>4</b>	<b>Package information</b>	<b>11</b>
<b>4.1</b>	UFQFPN32 package information	11
<b>4.2</b>	TSSOP20 package information	13
<b>5</b>	<b>Delivery packing</b>	<b>15</b>
<b>5.1</b>	UFQFPN32 - tape and reel delivery packing	15
<b>5.2</b>	TSSOP20 tape and reel packing	17
<b>6</b>	<b>Package marking information</b>	<b>19</b>
<b>6.1</b>	UFQFPN32 package marking information	19
<b>6.2</b>	TSSOP20 marking example	20
<b>7</b>	<b>Support and information</b>	<b>21</b>
<b>Appendix A</b>	<b>Referenced documents</b>	<b>22</b>
	<b>Revision history</b>	<b>23</b>
	<b>List of tables</b>	<b>26</b>
	<b>List of figures</b>	<b>27</b>

## List of tables

<b>Table 1.</b>	UFQFPN32 pin descriptions . . . . .	5
<b>Table 2.</b>	TSSOP20 pin description . . . . .	7
<b>Table 3.</b>	V <sub>CC</sub> rising slope. . . . .	8
<b>Table 4.</b>	UFQFPN32 - Mechanical data . . . . .	12
<b>Table 5.</b>	TSSOP20 – Mechanical data. . . . .	13
<b>Table 6.</b>	UFQFPN32 - Packages on tape and reel . . . . .	15
<b>Table 7.</b>	UFQFPN32 - Reel dimensions. . . . .	15
<b>Table 8.</b>	UFQFPN32 - Carrier tape dimensions . . . . .	16
<b>Table 9.</b>	TSSOP20 packages on tape and reel. . . . .	17
<b>Table 10.</b>	TSSOP20 - Reel dimensions . . . . .	17
<b>Table 11.</b>	TSSOP20 - Carrier tape dimensions. . . . .	18
<b>Table 12.</b>	Document revision history . . . . .	23

## List of figures

Figure 1.	UFQFPN32 pinout . . . . .	4
Figure 2.	TSSOP20 pinout (top view through package) . . . . .	6
Figure 3.	Recommended filtering capacitors on $V_{CC}$ . . . . .	8
Figure 4.	Typical hardware implementation for SPI communication (UFQFPN32 package) . . . . .	9
Figure 5.	Typical hardware implementation for $I^2C$ communication (UFQFPN32 package) . . . . .	10
Figure 6.	UFQFPN32 - Outline . . . . .	11
Figure 7.	UFQFPN32 - PCB footprint example . . . . .	12
Figure 8.	TSSOP20 – Outline . . . . .	13
Figure 9.	TSSOP20 – Footprint example . . . . .	14
Figure 10.	UFQFPN32 - Reel diagram . . . . .	15
Figure 11.	UFQFPN32 - Embossed carrier tape . . . . .	16
Figure 12.	UFQFPN32 - Chip orientation in the embossed carrier tape . . . . .	16
Figure 13.	TSSOP20 reel diagram . . . . .	17
Figure 14.	TSSOP20 - Leader and trailer . . . . .	18
Figure 15.	TSSOP20 - Embossed carrier tape . . . . .	18
Figure 16.	UFQFPN32 - Standard marking example . . . . .	19
Figure 17.	TSSOP20 package standard marking example . . . . .	20

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved