VNF1048F

Datasheet

High-side switch controller with intelligent fuse protection for 12 V, 24 V and 48 V automotive applications

QFN32L Epad (5.0x5.0x1.0 mm)

Product status link [VNF1048F](https://www.st.com/en/product/VNF1048F?ecmp=tt9470_gl_link_feb2019&rt=ds&id=DS13084)

Features

- AEC-Q100 qualified
- **General**
	- High-side switch control IC with eFuse protection for 12 V, 24 V, and 48 V automotive applications
	- SPI secondary interface for host control
	- 32-bit ST-SPI interface compatible with 3.3 V and 5 V CMOS level
	- 2 stage charge pump
	- Gate drive for an external MOSFET in high-side configuration
	- High precision uni-directional digital current sense via SPI through an external high-side shunt resistor
	- Input for an NTC resistor to monitor the external MOSFET temperature – Very low standby current
	- Robust fail-safe functionality through internal and external controls
	- SPI register lock-out by a dedicated digital input pin
	- Integrated ADC for T_J, VNTC, VOUT, and VDS conversion
- **Protections**
	- Battery undervoltage shutdown
	- External MOSFET desaturation shutdown configurable via SPI
	- Hard short circuit latch-off configurable via SPI
	- Current vs time latch-off configurable via SPI (fuse-emulation)
	- Device overtemperature shutdown
	- External MOSFET overtemperature shutdown
- Intelligent high current fuse replacement for automotive applications
- Especially, intended for automotive power distribution applications

Description

The [VNF1048F](https://www.st.com/en/product/VNF1048F?ecmp=tt9470_gl_link_feb2019&rt=ds&id=DS13084) is an advanced controller for Power MOSFET in high-side configuration, designed for the implementation of an intelligent high-side switch for 12 V, 24 V, and 48 V automotive applications. The control IC is interfaced to a host microcontroller through a 3.3 V and 5 V CMOS-compatible SPI interface and provides protection and diagnostics to the system.

1 Block diagram and pin description

GADG021120231259GT

Figure 2. Device pin connection diagram (top through view - not in scale)

Table 1. Pin functions

2 Electrical specification

2.1 Absolute maximum ratings

Stressing the device above the rating listed in Table 2 may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in the table below for extended periods may affect device reliability.

Table 2. Absolute maximum ratings

1. All pins except corners.

2. Corner pins.

2.2 Thermal data

Table 3. Thermal data

1. Device mounted on two-layer 2s0p PCB with 2 cm² heatsink copper trace

2.3 Main electrical characteristics

6 V < V_S < 60 V; -40 °C < T_J < 150 °C, unless otherwise specified.

All typical values refer to $V_S = 48$ V; T_J = 25 °C, unless otherwise specified.

Table 4. Supply specification

1. Measured in test mode with the charge pump off.

Table 5. SPI logic inputs (CSN, SCK, and SDI) specification

Table 6. SPI logic outputs (SDO) specification

Table 7. HWLO logic input pin specification

Table 8. DIAG logic output pin specification

Table 9. Device thermal shutdown

Table 10. ST-SPI timings specification

Table 11. Charge pump specification

Table 12. External FET gate driver specification

Table 13. Current sense amplifier with integrated ADC

Table 14. External FET VDS protection

Table 15. Hard short circuit protection

 $\sqrt{1}$

Table 16. Overcurrent protection

 $\sqrt{1}$

Note: Overcurrent protection is based on the same 10-bit ADC used for hard short protection.

Table 17. External FET thermal shutdown via NTC input

- *Note: • VNTC = VBG * RNTC/(RT_REF + RNTC)*
	- *• RNTC = B57232V5103F360 (10 kΩ at 25 °C)*
	- *• RT-REF = 10 kΩ ±1%*

Figure 3. NTC bridge

Table 18. Bypass switch

Table 19. VOUT A-to-D conversion

3 eFuse function

Protection of wire harness and PCB can be performed by defining an ideal time to fuse curve as a result of a maximum power dissipation over the time in the wire or copper PCB traces themselves. This function can guarantee that the insulation of wires and PCB are subject to a limited temperature and time budget that is below the reliability specified values. Not respecting such specified limits can lead to the formation of a conducting path by carbonization across the organic insulation materials and therefore local hot spot can conduct to sparking and fire ignition.

The VNF1048F embeds the ST proprietary eFuse functionality for the implementation of a robust and flexible overcurrent protection mechanism. The eFuse functionality features an intelligent circuit breaking aimed at protecting PCB traces, connectors and wire harness from overheating, with no impact on load transients like inrush currents and capacitance charging.

This function is set by two parameters called I_{NOM} and t_{NOM} . The value of I_{NOM} corresponds to the maximum continuous current while t_{NOM} will determine a current versus time-to-fuse curve when load current is higher than I_{NOM}. The expression of current versus time-to-fuse is approximated by an optimized stepwise function, which can

be adjusted in a range between the wire l^2 -t limit on one side and load transient characteristics on the other side. The value of t_{NOM} corresponds to the first step up of the curve. The current time curve is always active in combination with very fast overcurrent protection that will be triggered when the current reaches a defined threshold for hard short circuit condition.

When the current in the load is pulse wide modulated the eFuse function calculates the mean square root of the current. Mean square root of the current is also calculated when switching on/off the power switch during normal operation or after a switch off due to short circuit/overload condition. So if for example the circuit is broken due to an overload and after a while the circuit is activated again, the eFuse keeps in memory the previous condition and still avoids that maximum I_{RMS} is higher than I_{NOM} .

VIP-Fuse is programmed via SPI as follows:

- VOC_THRS sets I_{NOM} = VOC_THRS/R_{SENSE}
- VHSC_THRS sets hard short circuit current = VHSC_THRS/RSENSE
- T NOM sets t_{NOM} from 1 to 511 s

No intervention occurs for VSENSE < VOC_THRS, whilst an immediate shut-off occurs for VSENSE > **VHSC_THRS.**

The eFuse functionality operating range is defined between VOC_THRS and VHSC_THRS. In that range, the circuit breaking profile is defined by the stepwise function reported in [Figure 4](#page-14-0). The number of steps is consequential to the selection of VOC_THRS and VHSC_THRS, the maximum being 15, when VOC_THRS = 6 mV and VHSC_THRS = 160 mV. This corresponds to a 1:26.67 ratio between the maximum allowed continuous current and hard short circuit.

The [Figure 5](#page-14-0) shows the I²-t curve when VOC_THRS = 26.5 mV and VHSC_THRS = 105.60 mV. The number of steps is reduced to 9 accordingly.

Figure 4. eFuse I2-t typical curve (VOC_thrs minimum - VHSC_thrs maximum)

4 Self-test

V

The following sections describe how the device supports the execution of the in-application tests, needed to verify the proper behavior of the hardware diagnostic verification during product lifetime. Configuration, control, and check for each of the tests are performed in close relationship with the microcontroller, through SPI interface communication.

Activities related to self-test are possible in a specific device state (self-test) in order to distinguish it from operating modes (standby, wake-up, unlocked and locked modes), allowing to manage differently diagnostic faults according to the hardware feature under test.

Self-test control interface

The initialization of the self-test sequence (selection of the self-test, start and stop command) is done through the control register 1 (CR#1). Results are accessible through the status register 5 (SR#5), status register 6 (SR#6) and status register 7 (SR#7).

4.1 Current sense self-test

The purpose of the current sense self-test is to verify the proper behavior of the full current sense chain, from the analog input to the digital output.

Starting from the unlocked state, the current sense self-test is activated through a dedicated SPI frame. The duration of this test is around 10 µs; the first 5 µs are intended to convert the value of the voltage across the RSENSE.

Once the self-test is started, an internal current generator provides a current sink able to produce an additional voltage drop of 100 mV at the input pin of the internal comparator.

The result of the self-test is the difference between this converted value and the value already stored in SR#8 (HSHT), corresponding to the normal measurement performed during operation; such result is stored in SR#7 together with the self-test status.

The transition from self-test state to unlocked state is automatically guaranteed after the test is completed (around 10 μ s) or if the test is stopped through S_T_STOP = 1 (self-test aborted).

The transition from the self-test state to the locked state occurs in case of watchdog timeout or HWLO = 1 (selftest aborted).

4.2 External FET V_{DS} detection self-test

The purpose of the external FET V_{DS} detection self-test is to verify the proper behavior of the complete V_{DS} monitor chain (sense/process/detection), from the analog input to the digital output.

Starting from the unlocked state, the V_{DS} detection self-test is activated through a dedicated SPI frame. The duration of this test is around 10 μs; the first 5 μs are intended to convert the value of the voltage across the drain and source terminals of the external FET, the remaining 5 us are required to bring back the analog circuitry to normal configuration.

Once the self-test is started, an internal current generator provides a current sink able to produce an additional voltage offset of 100 mV on V_{DS} monitor circuit inputs, to distinguish self-test execution from normal operation. In order to guarantee proper data conversions, special care must be taken to avoid V_{DS} ADC saturation by keeping the overall V_{DS} sensed by the monitor circuit below the maximum scale range ($V_{DS_ADC}_{CONV}$).

V_{DS} detection self-test result is the difference between the converted value obtained during self-test execution and the value already stored in SR#4 (V_{DS} field), corresponding to the normal measurement performed during operation; such delta measure result is stored in SR#5 (S_T_VDS field) together with the self-test status.

During self-test execution it is also possible to emulate the external FET V_{DS} fault condition by playing with programmable thresholds available through register CR#2 (VDS_THR field); fault emulation result is stored in SR#5 (S_T_VDS_MAX1 bit field).

To be noted that diagnostic fault for normal operation (VDS_MAX, SR#1) is inhibited during execution, while all the others are kept enabled.

The transition from self-test state to unlocked state is automatically guaranteed after the test is completed (around 10 μs) or if the test is stopped through $S_T_STOP = 1$ (self-test aborted).

The transition from the self-test state to the locked state can occur in case of watchdog timeout or HWLO = 1 (self-test aborted).

Figure 7. VDS monitor self-test flow sequence

4.3 External FET stuck-on self-test

The purpose of this self-test is to verify the proper turn-off of the external power switch, by monitoring its V_{DS} behavior in time.

Starting from the unlocked State, the external FET stuck-on self-test is activated through a dedicated SPI frame (CR#1, S_T_START & S_T_CFG fields).

At execution start the external FET is automatically turned-off, regardless of its status during previous operations, then continuous AtoD conversions of V_{DS} voltage, sensed across external power switch terminals, are performed in order to allow the user to monitor V_{DS} evolution in time.

Data conversion values are made available through dedicated register SR#6 (S_T_STUCK field); in addition, a specific bit informs the user if the data have been updated with a new measure or are still relative to the previous one (UPDT_S_T_STUCK bit). Status of self-test execution is available in the same register.

Self-test completion can be controlled directly by sending the S_T_STOP command (CR#1, bit 8) or by setting the programmable V_{DS} threshold (CR#2, VDS THR field): in this case, self-test is stopped automatically as soon as the external FET V_{DS} overcomes the previously mentioned threshold and a specific bit is set to flag this situation (SR#6, S_T_VDS_MAX2 bit). In both cases, device FSM performs the transition from self-test to unlocked state. To be noted that the diagnostic fault for normal operation (VDS_MAX, SR#1) is inhibited during execution, while

all the others are kept enabled; bypass switch control is left to the user. The transition from the self-test state to the locked state can occur in case of watchdog timeout or HWLO = 1 (self-test aborted).

Figure 8. External FET stuck-on self-test - flow sequence for entry

5 Protections

VI

5.1 Battery undervoltage shutdown

The device is able to operate down to $V_S = 6$ V, with the charge pump still active. If the battery supply voltage V_S falls below the undervoltage shutdown threshold, the device enters in battery undervoltage mode. The current sense diagnostic is not available. The charge pump, the output stage and the bypass switch are off regardless of the SPI status.

If V_S rises above the threshold (V_S _{USD} + V_S _{USD hys}) the device returns to the last mode.

An undervoltage flag is set in the SPI register when $V_S < V_S$ USD, and automatically reset when V_S > V_S usp + V_S usp hys.

5.2 Device overtemperature shutdown

The device temperature is internally monitored. An overtemperature shut-down of the device occurs when T_J exceeds T_{TSD} . The charge pump, the output stage and the bypass switch are off. A fault indication is given via SPI.

The device restarts when T_J decreases below T_{TSD} - T_{TSD HYS .

 $V_{T,I}$ is converted by a dedicated ADC converter. The converted result is stored in the Status register and can be read via SPI.

5.3 External MOSFET overtemperature shutdown

The external MOSFET temperature is monitored through a 10 kΩ NTC thermistor with one terminal connected to the Drain of the MOSFET, in order to allow optimal component placement.

 R_{NTC} is part of a V_{BG} (V_{BG} = V_{SenseN} - V_{NTCM}; typ. 1.2 V) voltage divider through NTC and NTC_M pins:

$$
V_{NTC} = \frac{V_{BG} \times R_{NTC}}{R_{T_REF} + R_{NTC}}\tag{1}
$$

V_{NTC} is converted by a dedicated ADC converter. The converted result is stored in the Status register and can be read via SPI.

An overtemperature shutdown of the MOSFET occurs when V_{NTC} voltage decreases under a preset threshold. The threshold can be set via SPI in the range from 100 °C to 150 °C in steps of 5 °C. In this case both output stages and bypass switch are turned off.

The MOSFET and the bypass switch are re-armed via SPI by clearing latched fault NTC_OVT bit. This protection is not active in case of external MOSFET in OFF state.

5.4 External MOSFET desaturation shutdown

The external MOSFET drain-source voltage is monitored by the Control IC. A desaturation shutdown of the MOSFET occurs when the VDS exceeds the preset threshold. In this case both output stage and bypass switch are turned off. The threshold can be set via SPI in the range 0.3 V to 1.80 V in steps of 50 mV (default = 300 mV).

The MOSFET and bypass switch are re-armed via SPI by clearing latched fault VDS_MAX bit.

 V_{DS} is converted by a dedicated ADC converter. The converted result is stored in the Status register and can be read via SPI.

This protection is not active in case of external MOSFET in OFF state.

5.5 Hard short circuit latch-off

The external MOSFET drain-source current is monitored by the control IC through the current sense amplifier, which reads the voltage drop across a high-side shunt resistor. A hard short circuit shutdown of the MOSFET occurs when the current sense voltage exceeds the preset threshold. In this case, both output stage and bypass switch are turned off. The threshold can be set via SPI in the range from 20 mV to 160 mV.

The MOSFET is re-armed via SPI by clearing the HSHT latched fault bit.

V_{HSHT} is converted by a dedicated ADC converter. The converted result is stored in the status register and can be read via SPI.

This protection is not active in case the external MOSFET is in OFF state.

5.6 Current vs time latch-off

The external MOSFET drain-source current is monitored by the control IC through the current sense amplifier, which reads the voltage drop across a high-side shunt resistor. The overload detection circuitry emulates the response of a traditional fuse. An overcurrent shutdown of the MOSFET occurs when the current sense voltage exceeds the preset threshold for longer than the preset time. In this case, both output stages and bypass switch are turned off. The threshold can be set via SPI in the range 6 mV to 90 mV, while the nominal trip time can be programmed in the range from 1 s to 511 s.

The MOSFET is re-armed via SPI by clearing the FUSE_LATCH latched fault bit. This protection is not active in case the external MOSFET is in OFF state.

In case of hard short protection event occurrence, reported by the HSHT flag bit, the FUSE_LATCH bit is set as well.

5.7 Low current bypass desaturation shutdown

Internal bypass switch VDS voltage (VS - VOUT) is monitored by the IC, to protect the switch from load current sink changes.

A desaturation shutdown of the bypass occurs when its VDS exceeds a fixed threshold $(-1.3 V)$; in this situation, the bypass switch is turned off while the external FET is turned on through the HS_GATE output, directly by the hardware, regardless of their software controlled bit status, in order to protect the bypass and provide the requested current capability to the connected load.

This represents the so-called AUTO-ON event and it is flagged by bit #4 (AUTOON) of the global status byte that corresponds to the BYPASS_SAT flag of status Register #1.

Bypass switch can be re-armed through SPI control by clearing the BYPASS_SAT fault latched bit.

This protection is not active in case the bypass switch is in OFF state.

A particular case is represented by standby wake-up event occurrence, with FSM state transition to wake up state, due to bypass switch desaturation: only in this situation, in addition to the previously mentioned actions on the bypass switch and external FET, the device signals, by driving the DIAG pin low, that it has been woken up by the hardware event (load current increase), in order to allow host control to take proper actions.

It is important to notice that the bypass switch cannot be used to charge any type of load, even those requesting small currents capability: on the contrary, it shall be used to keep powered application loads, previously charged by external FET, when they switch to low-power consumption modes (that is, standby).

6 SPI functional description

6.1 SPI Communication

The SPI communication is based on the "ST-SPI Specification".

The device operates in Slave mode on a bus configuration through CSN, SDI, SDO and SCK signal lines, with 32 bits SPI frames.

A SPI Master device (Host Microcontroller) initiates the communication.

The SPI Master device must be configured in the following mode:

 $CPOL = 0$, $CPHA = 0$

Input data are shifted into SDI, MSB first while output data are shifted out on SDO, MSB first.

Figure 9. SPI functional diagram

6.2 Signal description

Serial clock SCK

This input signal provides the timing of the serial interface. Data present at Serial Data Input (SDI) are latched on the rising edge of Serial Clock (SCK). Data on Serial Data Output (SDO) change after the falling edge of Serial Clock (SCK).

Serial data input SDI

This input signal is used to transfer data serially into the device. It receives data to be written. Values are sampled on the rising edge of Serial Clock (SCK).

Serial data output SDO

This output signal is used to transfer data serially out of the device. Data are shifted out on the falling edge of Serial Clock (SCK).

Chip select CSN

The communication interface is deselected, when this input signal is logically high. A falling edge on CSN enables and starts the communication while a rising edge finishes the communication and the sent command is executed when a valid frame was sent. During communication start and stop the Serial Clock (SCK) has to be logically low.

6.3 SPI protocol

SDI format during each communication frame starts with a command byte. It begins with two bits of operating code (OC1, OC0) which specify the type of operation (read, write, read and clear status, read device information) and it is followed by a 6-bit address (A5 : A0). The command byte is followed by three input data bytes: (D23 : D16), (D15 : D8) and (D7 : D0).

Table 20. Command byte

Table 21. Input data byte 1

Table 22. Input data byte 2

Table 23. Input data byte 3

Table 24. Global status byte

SDO format during each communication frame starts with a specific byte called Global Status Byte (see GSB byte for more details on bit0 - bit7). This byte is followed by three output data bytes (D23 : D16), (D15 : D8) and (D7 : D0).

Table 25. Output data byte 1

Table 26. Output data byte 2

Table 27. Output data byte 3

6.4 Operating code definition

The SPI interface features four different addressing modes which are listed in Table 28.

Table 28. Operating codes

6.5 Write mode

The write mode of the device allows to write the content of the input data byte into the addressed register (see list of registers in [Table 33. RAM memory map\)](#page-27-0). Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.

During the same sequence outgoing data are shifted out MSB first on the falling edge of the CSN pin and subsequent bits on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status Byte, second, third and forth bytes to the previous content of the addressed register. Unused bits will be always read as 0.

Figure 10. SPI write operation

GADG1010171330PS

6.6 Read mode

The read mode of the device allows to read and to check the state of any registers.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status Byte, second, third and forth byte to the content of the addressed register.Unused bits will be always read as 0.

In order to avoid inconsistency between the Global Status byte and the Status register, the Status register contents are frozen during SPI communication.

6.7 Read and clear status command

The read and clear status operation is used to clear the content of the addressed status register (see [Table 33. RAM memory map](#page-27-0)). A read and clear status operation with address 0x3Fh clears all Status registers simultaneously.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to determine which register content is read and the payload bits set to 1 into the data byte determine the bits into the register which have to be cleared.

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status byte, second, third and forth byte to the content of the addressed register. Unused bits will be always read as 0.

In order to avoid inconsistency between the Global Status byte and the Status register, the Status register contents are frozen during SPI communication.

6.8 SPI device information

Specific information can be read but not modified during this mode.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to determine which information is read, whilst the other three data bytes are "don't care".

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status byte, second byte to the content of the addressed register, third and forth bytes are 0x00.

Figure 13. SPI read device information

GADG1010171521PS

6.9 Special commands

0xFF — SWReset: sets all control registers to default and clears all status register

An Opcode '11' (read device information) addressed at '111111' forces a Software Reset of the device, second, third and forth bytes are "don't care" provided that at least one bit is zero.

Note: In the case of an OpCode '11' at address '111111' with data field equal to '1111111111111111' the SPI frame is recognized as a frame error and SPIE bit of GSB is set.

Table 29. 0xFF: (SW_Reset)

1. X: do not care

0xBF — clear all status registers (RAM access)

When an OpCode '10' (read and clear operation) at address b'111111 is performed.

Table 30. Clear all status registers (RAM access)

1. X: do not care

6.10 Global status byte

As per the **STMicroelectronics SPI 4.1** specification, the device features an in-frame response mechanism. A global status byte is transmitted to the SPI master on the SDO line while the command byte is received on the SDI line.

The global status byte reports the global status of the device:

Table 31. Global status byte

Table 32. Global status byte - bit description

6.11 Address map

Table 33. RAM memory map

VNF1048F SPI functional description

6.12 ROM memory map

Table 34. ROM memory map

6.13 Control registers

Table 36. CR#2: control register 2 (read/write); address 02h

Table 37. CR#3: control register 3 (read/write); address 03h

6.14 Status registers

Table 38. SR#1: status register 1; address 11h

VNF1048F SPI functional description

Table 39. SR#2: status register 2; address 12h

Table 40. SR#3: status register 3; address 13h

Table 41. SR#4: status register 4; address 14h

Table 42. SR#5: status register 5; address 15h

Table 43. SR#6: status register 6; address 16h

Table 44. SR#7: status register 7; address 17h

Table 45. SR#8: status register 8; address 18h

6.15 Timeout watchdog

In order to serve the timeout watchdog, the relevant WD_TRIG bit (Watchdog Trigger bit) must be toggled within a given timeout window.

Figure 14. Timeout watchdog

7 Operating modes

7.1 State diagram

Figure 15. State diagram

Notes:

When there are more then one possibletransitions out of one state, priority number is indicated in brackets for each transition.

(*) Transition to wakeup sets 'BYPASS_SAT' status bit to 1.

(**) Transition to unlocked sets "EN' bit to 1.

(***) Transition to locked resets "EN" bit to 1 and sets 'DIS_OUT_FAULT' to 1 only if 'DIS_OUT_MODE' = 1.

7.2 Power-on mode

The power-on mode is the device reset state at V_S power-on, due to device startup or power-on reset conditions. At power-on, the registers are loaded with the default values and the RSTB is set to 1. External FET, BYPASS switch, and charge pump are in the OFF state.

7.3 Standby mode

In standby mode, the device is in quiescent power consumption and operates under the following conditions:

- High current path through external FETs is off
- Protections for the external FETs are disabled
- All diagnostics are disabled, but BYPASS switch saturation is monitored, if BYPASS switch is in ON state during standby mode, in order to detect potential desaturation
- Low-current bypass can be ON or OFF according to the 'BYPASSCTL' bit
- The device is self-protected
- Charge pump is OFF

The standby mode characteristics are:

- VSPI and VS low consumption
- **SPI** inactive
- Registers are frozen (powered but with the clock stopped) allowing to keep either previous configuration, in case of transition from unlocked state, or default reset configuration, in case of transition from power-on state

The standby mode is reached in case of power-on state transition from unlocked mode through the following SPI frame sequence:

- 1. Frame #1 to set UNLOCK bit in CR#3
- 2. Frame #2 to reset EN and set GOSTBY in CR#1

Exit from standby mode occurs in any of the following cases:

• CSN Low for a time $t > t_{STBY}$ out

Or

• BYPASS switch in ON state and desaturation event occurrence

7.4 Wake-up mode

The device enters in wake-up mode from standby when the V_S - V_{OUT} > V_{DS} BYPASS SAT.

In wake-up mode, the device fuse functionality is armed and the device operates under the following conditions:

- High current path through external FETs is ON
- Protections for the external FETs are enabled
- Low-current bypass is OFF
- All diagnostics are enabled
- Control registers are locked to write operations
- The device is self-protected
- SPI is active
- Charge pump is ON

7.5 Unlocked mode

In unlocked mode, the device fuse functionality is armed and SPI communication is allowed. The device operates under the following conditions:

- High current path through external FETs can be ON or OFF, depending on the SPI setting
- Protections for the external FETs are enabled
- All diagnostics are enabled
- Low-current bypass can be ON or OFF, depending on the SPI setting
- The device is self-protected
- SPI is active
- Charge pump is ON

7.6 Locked mode

In locked mode, the device fuse functionality is armed. The device operates under the following conditions:

- External FETs status is defined by 'OUTCTL' and 'DIS_OUT_MODE' control bits
- Protections for the external FETs are enabled
- All diagnostics are enabled
- Low-current bypass is defined by 'BYPASSCTL' and 'DIS_OUT_MODE' control bits
- The device is self-protected
- SPI is active, all registers can be read, control registers are locked to write operations
- Charge pump is ON

7.7 Self-test mode

See [Section 4 Self-test](#page-15-0) in this document.

8 Application information

Table 46. Component value

9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of [ECOPACK](https://www.st.com/ecopack) packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com.](http://www.st.com) ECOPACK is an ST trademark.

9.1 QFN32L Epad (5.0x5.0x1.0 mm) package information

Figure 17. QFN32L Epad (5.0x5.0x1.0 mm) package outline

Table 47. QFN32L Epad (5.0x5.0x1.0 mm) package mechanical data

Revision history

Table 48. Document revision history

Contents

VNF1048F Contents

List of tables

List of figures

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks.](http://www.st.com/trademarks) All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved