製品概要
概要
The SR5E1E3, SR5E1E5, SR5E1E7 MCU family has been designed to meet the enhanced digital control and high-performance analog requirements requested by the new wide bandgap power technologies, silicon carbide and GAN, from power conversion applications such as on-board charger and DC/DC converters as well as advanced motor control like traction inverter applications.
SR5E1E3, SR5E1E5, SR5E1E7 also offer superior real-time and safe performance with the highest ASIL-D capability, security cryptographic services (HSM) and high efficiency OTA reprogramming capability.
-
特徴
-
- AEC-Q100 automotive qualified
- SR5 high-performance analog MCUs offering:
- Digital and analog high-frequency control requested by new wide-bandgap technologies (silicon carbide and gallium nitride)
- Superior real-time and functional safety performance (ASIL-D capability)
- Built-in fast and cost-optimized OTA (over-the-air) reprogramming capability (with built-in dual-image storage)
- High-speed security cryptographic services (HSM)
- Cores
- 2× 32-bit Arm® Cortex®‑M7 with double-precision FPU, L1 cache and DSP instructions running at up to 300 MHz to reach 1284 DMIPS/2.14 DMIPS/MHz/core (Dhrystone 2.1)
- Split-lock configuration, allowing either 2 cores in parallel or 1 core in lockstep configuration
- 2 DMA engines in lockstep configuration
- 2× 32-bit Arm® Cortex®‑M7 with double-precision FPU, L1 cache and DSP instructions running at up to 300 MHz to reach 1284 DMIPS/2.14 DMIPS/MHz/core (Dhrystone 2.1)
- メモリ
- Up to 2 MB on-chip flash memory with read while write support
- 1920 KB code flash memory split in two banks allowing 960 KB OTA reprogramming
- 160 KB HSM dedicated code flash memory
- 96 KB data flash memory (64 KB + 32 KB dedicated to HSM)
- 488 KB on-chip general-purpose SRAM:
- 2× 32 KB instruction TCM + 2× 64 KB data TCM
- 256 KB system RAM
- 40 KB HSM dedicated system RAM
- Up to 2 MB on-chip flash memory with read while write support
- Security: hardware security module (HSM)
- Cybersecurity ISO/SAE 21434 compliance (refer to the cybersecurity reference manual for details)
- On-chip high-performance security module with EVITA medium support with dedicated RAM and flash memory
- Based on a Cortex®‑M0+ core running at up to 150 MHz
- Hardware accelerator for symmetric cryptography
- Safety: comprehensive new generation ASIL-D safety concept
- State of the art safety measures at all level of the architecture for most efficient implementation of ISO26262 ASIL-D functionalities
- FCCU for collection and reaction to failure notifications with enhanced configurability
- Memory error management unit (MEMU) for collection and reporting of error events in memories
- Cyclic redundancy check (CRC) unit
- Enhanced peripherals for fast control loop capability
- 12 timers:
- 2× HRTIM (high-resolution and complex waveform builder) in total: 12× 16-bit counters, up to 102 ps resolution, 24 PWM
- 2× 16-bit 6-channel advanced control timers in total, with up to 12× PWM
- 2× 32-bit general purpose timers in total, with up to 8× IC/OC/PWM or pulse counter and quadrature encoder input
- 4× 16-bit general purpose timers in total, with up to 11× PWM, 2 of which paired
- 2× 16-bit basic timers
- Enhanced analog-to-digital converter system with:
- 5 separate 12-bit SAR analog converters, 8 channels each. Sampling rate up to 2.5 MSPS in single mode, 5 MSPS in dual mode
- 2 separate 16-bit sigma-delta analog converters
- 12-bit digital-to-analog converters (DAC)
- 2 buffered external channels 1 MSPS
- 8 unbuffered internal channels 15 MSPS
- 8 rail-to-rail analog comparators, 50 ns propagation delay
- Hardware accelerator
- 1× CORDIC for trigonometric functions acceleration
- 12 timers:
- Communication interfaces
- 4 modular controller area network (MCAN) modules, all supporting flexible data rate (ISO CAN-FD)
- 3 UART modules with LIN functionality
- 4 serial peripheral interface (SPI) modules, 2 multiplexed with I²S interfaces
- 2 I²C modules
- Advanced debug and trace for high-performance automotive application development
- Built around Arm® CoreSight™-600
- Debug interface: Arm® CoreSight™ JTAG (IEEE 1149.1) or SWD
- 4 KB embedded trace FIFO for both on- and off-chip tracing
- Trace port for off-chip tracing: parallel trace port configurable from 1 to 8 data lines
- その他
- Power efficiency management, through separate power modes for any selected cores, peripherals or memories
- Boot assist flash (BAF) supports factory programming using a serial loader through CAN or UART
- Junction temperature range -40 °C to 150 °C
- Integrated power supply scheme:
- Integrated internal SMPS regulator
- 3.3 V supply & GPIOs
-
おすすめ製品
EDAシンボル / フットプリント / 3Dモデル
STMicroelectronics - SR5E1E3
Speed up your design by downloading all the EDA symbols, footprints and 3D models for your application. You have access to a large number of CAD formats to fit with your design toolchain.
Please select one model supplier :
EDAシンボル
フットプリント
3Dモデル
品質 & 信頼性
| 製品型番 | マーケティング･ステータス | パッケージ | グレード | RoHSコンプライアンスグレード | 材料宣誓書** |
|---|---|---|---|---|---|
| SR5E1E370C30F01X | 開発中 | TQFP 100 14x14x1.0 | インダストリアル | Ecopack2 | |
SR5E1E370C30F01X
Package:
TQFP 100 14x14x1.0Material Declaration**:
(**) st.comで提供している材料宣誓書は、パッケージ･ファミリ内で最も一般的に使用されているパッケージに基づく汎用ドキュメントの場合があります。そのため、特定の製品では100%正確ではない可能性があります。特定の製品情報については、セールスサポートまでお問い合わせください
サンプル & 購入
| 製品型番 | 製品ステータス | Budgetary Price (US$)*/Qty | STから購入 | Order from distributors | パッケージ | 梱包タイプ | RoHS | Country of Origin | ECCN (US) | ECCN (EU) | Operating temperature (°C) | Operating Temperature (°C) (max) | CPU Clock Frequency (MHz) (max) | Flash Size (kB) (Data) | ||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 最小 | 最大 | |||||||||||||||
| SR5E1E370C30F01X | | | distributors 販売代理店に在庫がない場合は、STのセールス･オフィスまでお問い合わせください |
|
| |||||||||||
SR5E1E370C30F01X 開発中
販売代理店に在庫がない場合は、STのセールス･オフィスまでお問い合わせください
（*）概算用の参考価格（US$）です。現地通貨でのお見積りについては、STのセールス･オフィスまたは販売代理店までお問い合わせください。