PM6670AS

生産終了
Design Win

Complete DDR 2/3 memory power supply controller

Download datasheet

製品概要

概要

The device PM6670AS is a complete DDR2/3 power supply regulator designed to meet JEDEC specifications.

It integrates a Constant On-Time (COT) buck controller, a 2 Apk sink/source Low Drop Out regulator and a 15 mA low noise buffered reference.

The COT architecture assures fast transient response supporting both electrolytic and ceramic output capacitors. An embedded integrator control loop compensates the DC voltage error due to the output ripple.

The 2 Apk sink/source linear regulator provides the memory termination voltage with fast load transient response.

The device is full compliant with system sleep states S3 and S4/S5, providing LDO output high impedance in Suspend-To-RAM and Tracking Discharge of all outputs in Suspend-To-Disk.

  • 特徴

    • Switching section (VDDQ)4.5 V to 36 V input voltage range0.9 V, ±1 % voltage reference1.8 V (DDR2) or 1.5 V (DDR3) fixed output voltages0.9 V to 2.6 V adjustable output voltage1.237 V ±1 % reference voltage availableVery fast load transient response using constant-on-time control loopNo RSENSE current sensing using low side MOSFETs' RDS(ON) Negative current limitLatched OVP and UVPSoft-start internally fixed at 3 msSelectable pulse skipping at light loadselectable No-Audible (33 kHz) pulse skip modeCeramic output capacitors supportedOutput voltage ripple compensation
    • VTT LDO and VTTREF2 Apk LDO with foldback for VTTRemote VTT sensingHigh-Z VTT output in S3Ceramic output capacitors supported±15 mA Low noise buffered reference

EDAシンボル / フットプリント / 3Dモデル

STMicroelectronics - PM6670AS

Speed up your design by downloading all the EDA symbols, footprints and 3D models for your application. You have access to a large number of CAD formats to fit with your design toolchain.

Please select one model supplier :

Symbols

EDAシンボル

Footprints

フットプリント

3D model

3Dモデル