製品概要
概要
The STM32F777xx, STM32F778Ax and STM32F779xx devices are based on the high-performance Arm® Cortex®-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex®-M7 core features a floating point unit (FPU), which supports Arm® double-precision and single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU), which enhances the application security.
The STM32F777xx, STM32F778Ax and STM32F779xx devices incorporate high-speed embedded memories with a flash up to 2 Mbytes, 512 Kbytes of SRAM (including 128 Kbytes of Data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix, and a multi layer AXI interconnect supporting internal and external memories access.
The devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG), and a cryptographic acceleration cell. They also feature standard and advanced communication interfaces.
-
特徴
- Includes ST state-of-the-art patented technology
- Core: Arm® 32-bit Cortex®-M7 CPU with DPFPU, ART Accelerator and L1-cache: 16 Kbytes I/D cache, allowing 0-wait state execution from embedded flash memory and external memories, up to 216 MHz, MPU, 462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions.
- メモリ
- Up to 2 Mbytes of flash memory, organized into two banks allowing read-while-write
- SRAM: 512 Kbytes (including 128 Kbytes of data TCM RAM for critical real-time data) + 16 Kbytes of instruction TCM RAM (for critical real-time routines) + 4 Kbytes of backup
- Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
- Dual mode Quad-SPI
- Graphics
- Chrom-ART Accelerator (DMA2D), graphical hardware accelerator enabling enhanced graphical user interface
- Hardware JPEG codec
- LCD-TFT controller supporting up to XGA resolution
- MIPI® DSI host controller supporting up to 720p 30 Hz resolution
- Clock, reset and supply management
- 1.7 to 3.6 V application supply and I/Os
- POR, PDR, PVD and BOR
- Dedicated USB power
- 4-to-26 MHz crystal oscillator
- Internal 16 MHz factory-trimmed RC (1% accuracy)
- 32 kHz oscillator for RTC with calibration
- Internal 32 kHz RC with calibration
- Low-power
- Sleep, Stop and Standby modes
- VBAT supply for RTC, 32×32 bit backup registers + 4 Kbytes backup SRAM
- 3×12-bit, 2.4 MSPS ADC: up to 24 channels
- Digital filters for sigma delta modulator (DFSDM), 8 channels / 4 filters
- 2×12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Up to 18 timers: up to thirteen 16-bit (1x low- power 16-bit timer available in Stop mode) and two 32-bit timers, each with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input. All 15 timers running up to 216 MHz. 2x watchdogs, SysTick timer
- Debug mode
- SWD and JTAG interfaces
- Cortex®-M7 Trace Macrocell™
- Up to 168 I/O ports with interrupt capability
- Up to 164 fast I/Os up to 108 MHz
- Up to 166 5 V-tolerant I/Os
- Up to 28 communication interfaces
- Up to four I2C interfaces (SMBus/PMBus)
- Up to four USARTs/4 UARTs (12.5 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)
- Up to six SPIs (up to 54 Mbit/s), three with muxed simplex I2S for audio
- 2 x SAIs (serial audio interface)
- 3 × CANs (2.0B Active) and 2x SDMMCs
- SPDIFRX interface
- HDMI-CEC
- MDIO slave interface
- Advanced connectivity
- USB 2.0 full-speed device/host/OTG controller with on-chip PHY
- USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
- 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit camera interface, up to 54 Mbyte/s
- Cryptographic acceleration: hardware acceleration for AES 128, 192, 256, triple DES, HASH (MD5, SHA-1, SHA-2), and HMAC
- True random number generator (RNG).
- CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID
- All packages are ECOPACK2 compliant
回路ダイアグラム
推奨コンテンツ
EDAシンボル / フットプリント / 3Dモデル
すべてのリソース
タイトル | バージョン | 更新日 |
---|
System View Description (1)
タイトル | バージョン | 更新日 | ||
---|---|---|---|---|
ZIP | 1.0 | 22 Mar 2023 | 22 Mar 2023 |
IBIS models (1)
タイトル | バージョン | 更新日 | ||
---|---|---|---|---|
ZIP | 3.0 | 13 Jan 2016 | 13 Jan 2016 |
BSDL files (1)
タイトル | バージョン | 更新日 | ||
---|---|---|---|---|
ZIP | 3.2 | 13 Nov 2024 | 13 Nov 2024 |
品質 & 信頼性
製品型番 | マーケティング・ステータス | パッケージ | グレード | RoHSコンプライアンスグレード | 材料宣誓書** |
---|---|---|---|---|---|
STM32F777BIT6 | 量産中 | LQFP 208 28x28x1.4 mm | インダストリアル | Ecopack2 |
(**) st.comで提供している材料宣誓書は、パッケージ・ファミリ内で最も一般的に使用されているパッケージに基づく汎用ドキュメントの場合があります。そのため、特定の製品では100%正確ではない可能性があります。特定の製品情報については、セールスサポートまでお問い合わせください
サンプル & 購入
製品型番 | 製品ステータス | Budgetary Price (US$)*/Qty | STから購入 | Order from distributors | パッケージ | 梱包タイプ | RoHS | Country of Origin | ECCN (US) | ECCN (EU) | Operating temperature (°C) | Operating Temperature (°C) (max) | D/A Converters (typ) (12-bit) | Timers (typ) (16-bit) | Timers (typ) (32-bit) | Number of Channels (typ) | SMPS | Number of Channels (typ) | UART (typ) | I/Os (High Current) | Integrated op-amps | Comparator | SPI (typ) | USART (typ) | Number of Channels (typ) | I2S (typ) | Advanced Motor Control Timers | CAN (2.0) | CAN (FD) | Ethernet | ||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
最小 | 最大 | |||||||||||||||||||||||||||||||
STM32F777BIT6 | | | distributors 販売代理店に在庫がない場合は、STのセールス・オフィスまでお問い合わせください |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
STM32F777BIT6 量産中
販売代理店に在庫がない場合は、STのセールス・オフィスまでお問い合わせください
(*)概算用の参考価格(US$)です。現地通貨でのお見積りについては、STのセールス・オフィスまたは販売代理店までお問い合わせください。